Multiplex communications – Wide area network – Packet switching
Patent
1992-05-06
1994-05-03
Chin, Wellington
Multiplex communications
Wide area network
Packet switching
370 941, H04L 1256
Patent
active
053094328
ABSTRACT:
A packet switch of the type in which packets received in the switch are stored in memory until they are output. In the switch fabric of the switch, packets are serially received in input shift registers wide enough to store an entire packet, output in parallel to memory which is as wide as the input shift register, moved in parallel in the memory, and output in parallel to an output shift register. The bus connecting the input shift registers, the output shift register, and the memory is as wide as the input shift register, but does not cross the boundaries of the semiconductor chips making up the switch fabric, thus avoiding the electrical problems of very wide buses. In the disclosed implementation, there are 14 input lines and 14 output lines. A switch memory is associated with each output line and receives packets from all 14 input lines, accepting only those destined for the output line associated with the input line. Each switch memory includes a controller, memory and a communications interface for the controller, and a set of switch memory VLSI devices. Each switch memory VLSI device includes a first shift register for receiving slices of the packet and a bus, a memory, and a second shift register for outputting the slices. The bus, the memory, and the second shift register are as wide as the first shift register.
REFERENCES:
patent: 5117429 (1992-05-01), Lagoutte
patent: 5187780 (1993-02-01), Clark et al.
Kozaki, T., et al., "32.times.32 Shared Buffer Type ATM Switch VLSI's for B-ISDN's" IEEE J. on Selected Areas in Comm. vol. 9, No. 8, Oct. 1991.
Shobatake, Y., et al., "A One-Chip Scalable 8 * 8 ATM Switch LSI Employing Shared Buffer Architecture", IEEE J. on Selected Areas in Comm. vol. 9, No. 8, Oct. 1991.
Tobagi, F. A., "Fast Packet Switch Architectures for Broadband Integrated Services Digital Networks", Proc. of the IEEE, vol. 78, No. 1, Jan. 1990.
Chiussi, F. M., and Tobagi, F. A., "A Hybrid Shared-Memory/Space-Division Architecture for Large Fast Packet Switches", SUPERCOMM ICC '92, Paper 332.5, Chicago. Ill. Jun. 14-18, 1992.
AT&T Bell Laboratories
Chin Wellington
Nelson Gordon E.
LandOfFree
High-speed packet switch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed packet switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed packet switch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2120981