Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Patent
1994-10-17
1997-02-11
Chin, Wellington
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
307147, 375260, 36493546, H04L 1240
Patent
active
056028504
ABSTRACT:
A high-speed bus system for a computer is constructed of a network of buses with parallel bit lines, each bus of which operates independently and supports serial packet communications, wherein transmit agents and receive agents associated with each communicating element in the bus system are connected to the bus system. Each transmit agent controls a single bus for transmission and each receive agent is connected to all other buses for reception in a diagonal topology. The architecture is based on use of a buffering element at each node in the bus structure, herein referred to as a cell bus interface (CBI) unit. Based on header data containing address information appended as part of a packet cell by a transmitting transmit agent, each receive agent decides whether the information provided on any bus is intended for it as a destination agent.
REFERENCES:
patent: 4862451 (1989-08-01), Closs et al.
patent: 4955020 (1990-09-01), Stone et al.
patent: 5001704 (1991-03-01), Narup et al.
patent: 5029124 (1991-07-01), Leahy et al.
Duffie Kingston
Laurence Michel
Wilkinson Ian Charles K.
Chin Wellington
DSC Communications Corporation
Vu Huy D.
LandOfFree
High-speed packet bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed packet bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed packet bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-348474