High speed NOR'ing inverting, MUX'ing and latching circuit with

Details High speed NOR'ing inverting, MUX'ing and latching circuit with High speed NOR'ing inverting, MUX'ing and latching circuit with

1991-08-30

1992-12-01

Westin, Edward P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 307243, 307310, 307468, H03K 19173

Patent

active

051681781

ABSTRACT:
The present invention discloses an improved two-stage macrocell for Programmable Logic Devices. According to the first stage of the improved circuit of the present invention's macrocell, combined NOR'ing, inverting, MUX'ing, and latching functions are performed by the single first stage. This single stage replaces the prior art multiple stages for performing the same NOR'ing, inverting, MUX'ing, and latching functions of the present invention. Since the present invention replaces the prior art multiple stages with a single stage, the speed of the present invention in performing the above NOR'ing, inverting, MUX'ing, and latching functions is significantly improved over the prior art. Furthermore, the present invention also discloses a second stage for a low-noise temperature-compensated output circuit. According to this aspect of the present invention, the low temperature noise on the ground and the supply voltage lines is reduced so that the low temperature noise approximately equals the high temperature noise on the ground and the supply voltage lines. Moreover, the speed improvement of the first stage of the present invention, described above, compensates for any speed degradation produced by the low-noise temperature-compensated output circuit of the second stage, so that the overall speed of the first and the second stages of the macrocell of the present invention is still improved over the prior art multiple-stage macrocell.

REFERENCES:
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4857775 (1989-08-01), Obata et al.
patent: 5023484 (1991-06-01), Pathak et al.
patent: 5079450 (1992-01-01), Win et al.

Affiliated with

Also associated with

Rating

High speed NOR'ing inverting, MUX'ing and latching circuit with does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed NOR'ing inverting, MUX'ing and latching circuit with , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed NOR'ing inverting, MUX'ing and latching circuit with will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-504409