Communications: electrical – Digital comparator systems
Patent
1996-08-15
1998-05-05
Wambach, Margaret Rose
Communications: electrical
Digital comparator systems
327 53, G06F 702
Patent
active
057480702
ABSTRACT:
A multiple match detection circuit including an array of N and P-channel pull-up and pull-down devices receiving a corresponding array of hit line signals for developing complementary bit line signals, which are provided to the respective inputs of a differential comparator. Respective buffers drive the bit line signals to a maximum voltage differential in normal mode. For each hit line asserted, the pull-up and pull-down devices modify the voltage of the corresponding bit line voltage between the bit lines by an incremental amount, thereby decreasing the differential. Any single hit line does not cause enough of a voltage change to reverse the polarity of the differential voltage between the bit lines. However, if more than one hit line is asserted, the combined incremental change of voltage due to activation of two or more pull-up and pull-down devices is greater than the maximum voltage differential between the bit line signals asserted by the buffers, causing the bit line differential voltage to reverse polarity. The differential comparator detects the reversal of polarity of the bit line differential voltage and asserts an error signal. The multiple detection circuit further includes a transmission gate, which selectively equalizes charge on the bit lines, and isolation devices, which provide level shifting, prior to detection by the differential amplifier to thereby increase the speed of detection.
REFERENCES:
patent: 4040016 (1977-08-01), Lee et al.
patent: 4634900 (1987-01-01), Koshizuka
patent: 4641283 (1987-02-01), Wilhelm
patent: 4825110 (1989-04-01), Yamaguchi et al.
patent: 4964083 (1990-10-01), Nogle et al.
patent: 4991141 (1991-02-01), Tran
patent: 5268874 (1993-12-01), Yamauchi
patent: 5345419 (1994-09-01), Fernstermaker et al.
patent: 5414662 (1995-05-01), Foss et al.
patent: 5610573 (1997-03-01), Priebe
Buer Myron
Priebe Gordon W.
LSI Logic Corporation
Wambach Margaret Rose
LandOfFree
High speed method and apparatus for detecting assertion of multi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed method and apparatus for detecting assertion of multi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed method and apparatus for detecting assertion of multi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-58596