Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1983-06-09
1985-05-07
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307450, 364716, 357 41, 357 45, H03K 19177, H03K 19094, G06F 748
Patent
active
045160406
ABSTRACT:
A programmable logic array includes a plurality of MOS switching devices formed at preselected locations in an array made up of input and output lines and intersecting product term lines. One group of MOS devices constituting the "AND" plane arranged at the intersections of the input lines and product term lines performs a logic operation on input signals to the array and outputs logic signals onto the product term lines. A second group of MOS devices constituting the "OR" plane located at the intersections of the output lines and product term lines receives the outputs of the "AND" plane devices and performs a logic operation on those signals to produce a set of output signals that are presented at the outputs of the array for use by an external device. The merged plane array of the invention advantageously includes dual-gate MOS devices as switching elements to reduce the capacitance on the product term lines and output lines and thereby to increase the operating speed of the array. The input and output lines and related MOS devices of the array rather than being arranged in physically separate and distant input "AND" and output "OR" planes, as in the prior art, are interspersed or merged with one another so as to reduce the amount of interconnect required between the logic array and an external device which provides the inputs to the array and receives the outputs therefrom.
REFERENCES:
patent: 4084105 (1978-04-01), Teranishi et al.
patent: 4123669 (1978-10-01), Devine et al.
patent: 4207616 (1980-06-01), Heeren
patent: 4245324 (1981-01-01), Machol et al.
Kawagoe et al., "IEEE-JSSC, Minimum Size ROM Structure Compatible with Silicon-Gate E/D MOS LSI"; IEEE-JSSC vol. SC.11, No. 3, pp. 360-364, 6/76.
Balasubramanian et al., "Program Logic Array with Metal Level Personalization"; IBM Tech. Discl. Bull; vol. 19, No. 6, pp. 2144-2145; 11/1976.
Kelly et al., "Dual-Gate Programmable Logic Array"; IBM Tech. Discl. Bull.; vol. 17, No. 10, pp. 2957-2958; 3/1975.
Cook et al., "PLAs Using Polysilicon-Gate FETs"; IBM Tech. Discl. Bull.; vol. 20, No. 4, pp. 1640-1643; 9/1977.
Greenspan et al., "Merged and/or Array PLA Using Double Polysilicon FET Process"; IBM Tech. Discl. Bull.; vol. 23, No. 6, pp. 2189-2191; 11/1980.
Kraft et al., "Method of Personalization Programmed Logic Arrays Using Multiple Levels of Polysilicon"; IBM Tech. Discl. Bull.; vol. 23, No. 3, pp. 881-882; 8/1980.
Conrad et al., "Programmable Logic Array with Increased Personalization Density"; IBM Tech. Discl. Bull.; vol. 19, No. 7, pp. 2628-2629; 12/1976.
Balasubramanian et al., "Increasing Chip Density by Space Sharing of Programmed Logic Arrays"; IBM Tech. Discl. Bull.; vol. 20, No. 10, pp. 4016-4018; 3/1978.
Giulekas Gus
Zapisek John M.
Anagnos Larry N.
Standard Microsystems Corporation
LandOfFree
High-speed merged plane logic function array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed merged plane logic function array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed merged plane logic function array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1802166