Boots – shoes – and leggings
Patent
1995-10-12
1998-04-28
An, Meng-ai T.
Boots, shoes, and leggings
3649292, 364947, 3649471, 3649474, 364950, 3649504, G06F 700
Patent
active
057457441
ABSTRACT:
In a mask generator, decoders are provided for decoding respective portions of an input bit string into an intermediate string, and first and second selection signals. The intermediate string is placed into a first mask by a primary selection stage according to the first selection signals. The first mask is placed into a second mask by a secondary selection stage according to the second selection signals. The decoders are implemented using combinational logic, and the primary selectors are implemented using multiplexer and phase inverter circuits. Sixteen bit mask generation is realized from a 4-bit input string using only two decoders and a primary selector. Sixty-four bit mask generation is realized using a 6-bit input bit string and a secondary selector. The first and second masks contain two contiguous series of 1s and 0s. Parallel arrangements of mask generators are disclosed so that alternating series of 1s and 0s can be placed in output masks. Masks of arbitrary lengths can be produced using additional decoding and selectors.
REFERENCES:
patent: H1222 (1993-08-01), Brown et al.
patent: 4012722 (1977-03-01), Gajski et al.
patent: 4139899 (1979-02-01), Tulpule et al.
patent: 4180861 (1979-12-01), Armstrong et al.
patent: 4396994 (1983-08-01), Kang et al.
patent: 4569016 (1986-02-01), Hao et al.
patent: 4583197 (1986-04-01), Chappell et al.
patent: 4807172 (1989-02-01), Nukiyama
patent: 4831571 (1989-05-01), Tokumaru
patent: 4839839 (1989-06-01), Tokumaru et al.
patent: 4870563 (1989-09-01), Oguchi
patent: 4945509 (1990-07-01), Barrett et al.
patent: 4984189 (1991-01-01), Neki
patent: 5020013 (1991-05-01), Maher, III et al.
patent: 5099445 (1992-03-01), Studor et al.
patent: 5129066 (1992-07-01), Schmookler
patent: 5155698 (1992-10-01), Niimi
patent: 5166898 (1992-11-01), Ishihara
patent: 5274830 (1993-12-01), Asano
patent: 5309382 (1994-05-01), Tamura et al.
patent: 5341319 (1994-08-01), Madden et al.
patent: 5379240 (1995-01-01), Byrne
patent: 5678058 (1997-10-01), Sato
Bowater, R.J. & West, R.M.P., "Selective Negator," IBM Technical Disclosure Bulletin, vol. 30, No. 6, Nov. 1987, pp. 434-436.
Stafford, S.K., "Fixed Set of Masks for Feature Extraction Measurements," IBM Technical Disclosure Bulletin, vol. 18, No. 2, Jul. 1975, pp. 369-370.
Buttimer, M.D., Gay, A.C. & West, R.M.P., "Multiprecision Barrel Shifter," IBM Techincal Disclosure Bulletin, vol. 32, No. 9A, Feb. 1990, pp. 334-337.
Huffman, A.E., "RMU Mask Generator From Shift Amount or Pad/Start/End Specifications," IBM Technical Disclosure Bulletin, vol. 32, No. 5B, Oct. 1989, pp. 197-204.
Butler, N.D. & Jones, J.W., "Barrel Shifter Rotator," IBM Technical Disclosure Bulletin, vol. 29, No. 9, Feb. 1987, pp. 3883-3888.
Finney, D.W. & Olsson, B., "Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, vol. 29, No. 2, Jul. 1986, pp. 699-701.
Awsienko, O., Blake, S.P. & Nahata, P., "Branch Bit Testing Using Rotate, Mask Generate and Merge Operations," IBM Technical Disclosure Bulletin, vol. 28, No. 8, Jan. 1986, pp. 3378-3380.
Cannon, J.W., Finney, D.W. & Rave, W.C., "Processor Unit Mask Generation Control," IBM Technical Disclosure Bulletin, vol. 27, No. 11, Apr. 1985, pp. 6419-6421.
Schaughency, M.F., "Partial Parity Predict for CPU Having Architectural Rotate and Mask/Merge Unit," IBM Technical Disclosure Bulletin, vol. 23, No. 9, Feb. 1981, pp. 4126-4127.
An Meng-Ai T.
International Business Machines - Corporation
LandOfFree
High speed mask generation using selection logic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed mask generation using selection logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed mask generation using selection logic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1542678