High-speed/low-speed interface for data processing systems

Details High-speed/low-speed interface for data processing systems High-speed/low-speed interface for data processing systems

1974-10-17

1976-09-14

Shaw, Gareth D.

Communications: electrical

Digital comparator systems

G06F 506, G06F 300

Patent

active

039809935

ABSTRACT:
Described is a high-speed/low-speed interface for data processing systems which interface may be implemented on a single LSI MOS chip having a first portion fabricated to include high-speed circuitry to be clocked by a high-speed clock, a second portion fabricated to include low-speed circuitry to be clocked by a low-speed clock, and a third portion formed to include interface circuitry for transferring the data between the other two portions. The described embodiment relates to a two-phase clock system in which the high-speed clocks have a fixed phase relationship to the low-speed clocks and have a pulse repetition frequency which is a whole number multiple of the low-speed clocks. The described single chip may be adapted for one-speed applications by merely connecting together the corresponding phases of the high-speed and low-speed clock input terminals.

REFERENCES:
patent: 3373418 (1968-03-01), Chan
patent: 3696338 (1972-10-01), Preiss
patent: 3753236 (1973-08-01), Flynn

Affiliated with

Also associated with

Rating

High-speed/low-speed interface for data processing systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed/low-speed interface for data processing systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed/low-speed interface for data processing systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1029348