Coded data generation or conversion – Sample and hold
Patent
1997-04-28
1999-01-19
Hoff, Marc S.
Coded data generation or conversion
Sample and hold
341159, H03M 136
Patent
active
058618295
ABSTRACT:
A full flash analog to digital converter operates on an input voltage with a track/hold circuit coupled to a reference input of each of multiple comparators. Particular track/hold circuits are activated in sequence through a track/hold select circuit, and a look-up table and a digital-to-analog converter are coupled to supply corrected reference voltages to each track/hold circuit. Outputs of the comparators are supplied to a decoder which produces the digital output representative of the input voltage. The converter is calibrated before it is used for conversion by sensing the input offset voltages of each of the comparators and by altering the reference voltage for each comparator to produce a calibrated reference voltage for each comparator. A digital representation of the calibrated reference voltage for each comparator is stored in a look-up table for retrieval as needed to supply to a particular track/hold circuit a corresponding calibrated analog reference voltage for a particular comparator. Digital representations in the look-up table may indicate switch settings required to provide corrected reference voltages, or may indicate the required corrected reference voltage that is supplied by digital to analog converter which converts the digital representation into an analog corrected reference voltage that is held by the track/hold circuit. In this manner, each track/hold circuit is loaded with its respective calibrated reference voltage. An input signal applied to each comparator triggers such comparators upon parity between the corrected reference voltage and input voltage, and all comparator outputs are supplied to a decoder which produces a digital representation of the input signal. Occasionally, the entries in the look-up table and each track/hold circuit may be refreshed or updated in order to compensate for drift of the calibrated reference voltage.
REFERENCES:
patent: 4816831 (1989-03-01), Mizoguchi et al.
patent: 4999630 (1991-03-01), Masson
patent: 5294926 (1994-03-01), Concoran
patent: 5349354 (1994-09-01), Ito et al.
patent: 5416485 (1995-05-01), Lee
patent: 5500644 (1996-03-01), Denjean et al.
Hoff Marc S.
Marvell Technology Group Ltd.
LandOfFree
High-speed, low power, medium resolution analog-to-digital conve does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed, low power, medium resolution analog-to-digital conve, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed, low power, medium resolution analog-to-digital conve will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1250080