Coded data generation or conversion – Converter compensation
Reexamination Certificate
2006-10-31
2006-10-31
Nguyen, Linh (Department: 2819)
Coded data generation or conversion
Converter compensation
C341S155000
Reexamination Certificate
active
07129865
ABSTRACT:
A method for reducing bit errors in an analog to digital converter having an array of comparators. The outputs of first and second comparators are received as in inputs to an Exclusive OR gate. The first and second comparators are separated in the array by a third comparator. The output of the Exclusive OR gate is used to determine if the third comparator is in a metastable condition. If the third comparator is in a metastable condition, the bias current of the latch circuit of the third comparator is increased to increase the rate at which the third comparator transitions to a steady state.
REFERENCES:
patent: 3393298 (1968-07-01), Olson
patent: 4092955 (1978-06-01), Reddy
patent: 4417317 (1983-11-01), White et al.
patent: 5034746 (1991-07-01), Herbst et al.
patent: 5070332 (1991-12-01), Kaller et al.
patent: 5164728 (1992-11-01), Matsuzawa et al.
patent: 5594383 (1997-01-01), Tamba
patent: 5621406 (1997-04-01), Goetzinger et al.
patent: 5721503 (1998-02-01), Burns et al.
patent: 5721548 (1998-02-01), Choe et al.
patent: 5748132 (1998-05-01), Matsuzawa
patent: 5764175 (1998-06-01), Pan
patent: 5825239 (1998-10-01), Adal
patent: 6072416 (2000-06-01), Shima
patent: 6091353 (2000-07-01), Ariel et al.
patent: 6346801 (2002-02-01), Zafarana et al.
patent: 6714049 (2004-03-01), Shenai et al.
patent: 6856120 (2005-02-01), Miyazaki
patent: WO 96/37962 (1986-11-01), None
Millman, Jacob, Ph.D and Grabel, Arvin, ScD., “Microelectronics”, McGraw-Hill Book Company, 1987, pp. 719-726, no month.
European Search Report, dated Feb. 8, 2006, for European Patent Application No. 03019212.4, 3 pages.
Cousins, R.D. et al., “32-Channel Digital 6-Bit TDC with 2.5 NS Least Count,”IEEE Transactions on Nuclear Science, vol. 36, No. 1, pp. 646-649 (Feb. 1, 1989).
Milgrome, O. and Kleinfelder, S.A., “A Monolithic CMOS 16 Channel, 12 Bit, 10 Microsecond Analog to Digital Converter Integrated Circuit,”IEEE Transactions on Nuclear Science: Selected Papers from the 1992 IEEE Nuclear Science Symposium and Medicial Imaging Conference(NSS/MIC'92), vol. 40, No. 4, Part 1of 2, pp. 721-723 (Aug. 4, 1993).
Vrane{hacek over (s)}, P.A., “An Implementation of a High-Speed Gray-to-Binary Code Converter,”Microprocessing and Microprogramming: The Euromicro Journal: Special Issue: Euromicro'85, Short Notes, Part I, vol. 16, Nos. 2&3, pp. 95-99 (Sep.-Oct. 1985).
Mulder Jan
van der Goes Franciscus M. L.
Broadcom Corporation
Nguyen Linh
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
High speed, low power comparator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed, low power comparator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed, low power comparator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3656254