Patent
1993-06-18
1995-10-03
Harvey, Jack B.
395285, 395728, G06F 300
Patent
active
054559120
ABSTRACT:
A high speed/low overhead bus arbitration apparatus for allocating system bus mastership in a system containing two processing devices. The apparatus includes control logic which controls the access of each of the processing devices to the system bus. The apparatus further includes a multiplexer for selecting the control information presented on the system bus based upon the state of the control logic. The apparatus finally includes a latch for alternatively passing through to and latching onto the system bus, based upon the state of the control logic, an address, which is driven by only one of the processing devices. The control logic transfers access to the system bus from the first processing device to second when the second requests access and the bus is not busy, preventing both processing devices from contending for the system bus by forcing the driving processor device to relinquish the address lines prior to completion of the current bus cycle. The control logic further transfers access to the system bus back to the first processing device when the first requests access and the bus is not busy.
REFERENCES:
patent: 4050097 (1977-09-01), Miu et al.
patent: 4229791 (1980-10-01), Levy et al.
patent: 4257095 (1981-03-01), Nadir
patent: 4270167 (1981-05-01), Koehler et al.
patent: 4375639 (1983-03-01), Johnson, Jr.
patent: 4591975 (1986-05-01), Wade et al.
patent: 4667191 (1987-05-01), Comroe et al.
patent: 4698753 (1987-10-01), Hubbins et al.
patent: 4703420 (1987-10-01), Irwin
patent: 4787033 (1988-11-01), Bomba et al.
patent: 4841178 (1989-06-01), Bisson
patent: 5003463 (1991-03-01), Coyle et al.
patent: 5005151 (1991-04-01), Kurkowski
patent: 5045998 (1991-09-01), Begun et al.
patent: 5125080 (1992-06-01), Pleva et al.
patent: 5261109 (1993-11-01), Cadambi et al.
patent: 5280591 (1994-01-01), Garcia et al.
patent: 5297260 (1994-03-01), Kametani
patent: 5313591 (1994-05-01), Averill
Intel486 SX Microprocessor Databook, pp. 1-6; 16-21; 89-103; 113-145 (Intel Corporation,. Santa Clara, Calif., Aug. 1992).
Intel486 DX2 Microprocessor Databook, pp. i-vii; 1-4 to 1-9; 6-1 to 6-11; 7-7 to 7-30; 14-1 to 14-4 (Intel Corporation, Santa Clara, Calif., Jul. 1991).
Harvey Jack B.
Myers Paul R.
VTECH Industries, Inc.
LandOfFree
High speed/low overhead bus arbitration apparatus and method for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed/low overhead bus arbitration apparatus and method for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed/low overhead bus arbitration apparatus and method for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1082936