Boots – shoes – and leggings
Patent
1994-08-24
1997-03-25
Teska, Kevin J.
Boots, shoes, and leggings
H02B 120
Patent
active
056151268
ABSTRACT:
Signal area efficiency in integrated circuit designs is improved by increasing the information efficiency of signal wiring on an integrated circuit. Candidate signals are selected for combination by prioritizing signals according to length of travel, travel path, and information content. Signals with low information content and with greater distance between endpoints make poor utilization of fixed wiring and provide the best candidates for improvement. Candidate signals which travel similar (substantially parallel) paths from point to point across the integrated circuit are combined to improve chip area utilization efficiency. A variety of techniques are described for combining low-information-content signals onto a small number of wires, transmitting them over the small number of wires, and re-expanding them at their destination. Assuming that the combining/expanding circuitry occupies less space than the point-to-point wiring which would otherwise be required, there is a net reduction in chip area. One aspect of the invention is directed to using auto-routing switching techniques for combining signals. Another aspect is directed to applying these combining/expanding techniques to the integrated circuit design process.
REFERENCES:
patent: 3555195 (1971-01-01), Rester
patent: 3573740 (1971-04-01), Berger et al.
patent: 4396980 (1983-08-01), Hingarh
patent: 4639620 (1987-01-01), Wagenmakers
patent: 4755765 (1988-07-01), Ferland
patent: 4855999 (1989-08-01), Chao
patent: 4884264 (1989-11-01), Servel et al.
patent: 4939729 (1990-07-01), Weisser
patent: 5012126 (1991-04-01), Feldbaumer et al.
patent: 5045714 (1991-09-01), Park et al.
patent: 5233603 (1993-08-01), Takeuchi et al.
patent: 5237564 (1993-08-01), Lespagnol et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5341309 (1994-08-01), Kawata
patent: 5475680 (1995-12-01), Turner
Microsoft Press- Computer Dictionary Second Edition, 1994.
Dangelo Carlos
Deeley Richard
Fiul Dan
LSI Logic Corporation
Teska Kevin J.
LandOfFree
High-speed internal interconnection technique for integrated cir does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed internal interconnection technique for integrated cir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed internal interconnection technique for integrated cir will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2209300