Multiplex communications – Communication techniques for information carried in plural... – Adaptive
Reexamination Certificate
2005-11-01
2005-11-01
Duong, Frank (Department: 2666)
Multiplex communications
Communication techniques for information carried in plural...
Adaptive
C370S509000
Reexamination Certificate
active
06961347
ABSTRACT:
A multi-lane link that automatically detects if the lanes in the link have been reordered and corrects the order of the lanes. In one embodiment, the link includes a transmitter and a receiver. The receiver is configured to receive a plurality of lanes and includes a receiver logic circuit configured to receive signals from each of the plurality of lanes. Lane misordering is corrected during a training sequence in which a first training sequence and a second training sequence are bilaterally transmitted between the transmitter and receiver. The receiver monitors the training sequence for symbols that are unique to each lane and if an unexpected symbol is detected in the lane, the receiver logic circuit will correct the order of the lanes. The link further comprises a transmitter logic circuit configured to transmit signals to the lanes. The transmitter logic circuit is configured to reorder the sequence of the signals transmitted to the lanes if the transmitter does not detect a response from the receiver. The transmitter logic circuit may consist of a bank of multiplexers configured to transmit a selected one of two input signals to be transmitted through a lane. Similarly, the receiver logic circuit may comprises a bank of multiplexers configured to transmit a selected one of two input signals received from a lane. The unique lane identifiers symbols are preferably insensitive to binary inversion and are preferably 10-bit symbols compatible with an 8B/10B encoding scheme.
REFERENCES:
patent: 5304996 (1994-04-01), Hsu et al.
patent: 5570356 (1996-10-01), Finney et al.
patent: 5619497 (1997-04-01), Gallagher et al.
patent: 5978419 (1999-11-01), Cassiday et al.
patent: 6158014 (2000-12-01), Henson
patent: 6167077 (2000-12-01), Ducaroir et al.
patent: 6243787 (2001-06-01), Kagan et al.
patent: 6549540 (2003-04-01), Ward
patent: 6646991 (2003-11-01), Drottar et al.
patent: 6690757 (2004-02-01), Bunton et al.
patent: 6792003 (2004-09-01), Potluri et al.
patent: 6865231 (2005-03-01), Bunton et al.
Infiniband Architecture Specification vol. 2 Release 1.0, Chapter 5: Link/Phy Interface, pp. 1-5 and 65-131, Oct. 2000.
Martin, Hari Coding Objectives for 10G FC, www.t10.org/ftp/t11/document.99/99-745v0.pdf, pp. 1-22, Dec. 8, 1999.
U.S. Appl. No. 09/597,192, filed Jun. 20, 2000, and entitled “High-Speed Interconnection Adapter Having Automated Crossed Differential Pair Correction” by William P. Bunton, John Krause and Patricia L. Whiteside.
U.S. Appl. No. 09/596,980, filed Jun. 20, 2000, and entitled “High-Speed Interconnection Adapter Having Automated Lane De-Skew” by William P. Bunton, John Krause, Patricia L. Whiteside and Scott Smith.
“A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code,” IBM J. Res. Develop., vol. 27 No. 5, Sep. 1983 by A. X. Widmer and P.A. Franaszek, pp. 440-451, Tables (6 p.)
“Compaq's InfiniBand™ Architectural Strategy,” Technology Brief, Mar. 2000, pp. 1-11.
Bunton William P.
Krause John
Whiteside Patricia L.
Duong Frank
Hewlett--Packard Development Company, L.P.
LandOfFree
High-speed interconnection link having automated lane... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed interconnection link having automated lane..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed interconnection link having automated lane... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3509618