Boots – shoes – and leggings
Patent
1988-09-12
1989-09-12
Harkcom, Gary V.
Boots, shoes, and leggings
G06F 750
Patent
active
048666580
ABSTRACT:
A high speed full adder circuit is shown to include logic circuitry responsive to the levels of the two digital signals to be added for: (a) immediately producing an appropriate carry signal when the levels of the digital signals are the same; and (b) inverting the carry signal into such adder when the levels of the digital signals differ.
REFERENCES:
patent: 4052604 (1977-10-01), Maitland et al.
patent: 4417314 (1983-11-01), Best
patent: 4425623 (1984-01-01), Russell
patent: 4471454 (1984-09-01), Dearden et al.
patent: 4523292 (1985-06-01), Armer
patent: 4621338 (1986-11-01), Uhlenhoff
Article entitled "LSI'S for Digital Signal Processing", by N. Ohwada, T. Kimura and M. Doken, IEEE Journal of Solid-State Circuits, vol. SC-14, No. 2, Apr. 1979, pp. 214-220.
Henlin Dennis A.
Lewis Edward T.
Mazin Moshe
Harkcom Gary V.
McFarland Philip J.
Nguyen Long T.
Raytheon Company
Sharkansky Richard M.
LandOfFree
High speed full adder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed full adder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed full adder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-922360