Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1989-12-04
1991-04-30
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 3072966, H03K 19092, H03K 1908
Patent
active
050121367
ABSTRACT:
A high speed voltage translator provides a CMOS output signal in response to an ECL input signal which is applied to an input stage coupled between first and second power supply conductors wherein the potential developed at the output of the input stage is independent of variations in the power supply voltage. The translating stage is coupled between said first and second power supply conductors and is responsive to the potential developed at the output of the input stage for conducting a predetermined current therethrough. A feedback signal proportional to the magnitude of the predetermined current flowing through the translating stage is generated to control the potential developed at the output of the input stage so as to maintain the predetermined current at a low value to reduce the power consumption of the voltage translator.
REFERENCES:
patent: 4456838 (1984-06-01), Taguchi et al.
patent: 4603268 (1986-07-01), Davis
patent: 4642483 (1987-02-01), Tomita
patent: 4644194 (1987-02-01), Birrittelca et al.
patent: 4825108 (1989-04-01), Burton et al.
Dixon Robert
Kaveh Golnaz
Seelbach Walter
Atkins Robert D.
Bingham Michael D.
Hudspeth David
Motorola Inc.
Sanders Andrew
LandOfFree
High speed ECL to CMOS translator having reduced power consumpti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed ECL to CMOS translator having reduced power consumpti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed ECL to CMOS translator having reduced power consumpti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-642699