High speed ECL/CML to TTL translator circuit

Details High speed ECL/CML to TTL translator circuit High speed ECL/CML to TTL translator circuit

1989-05-15

1991-01-29

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307455, 307456, 307443, 323315, H03K 19013, H03K 19092, H03K 19086, H03K 19088

Patent

active

049888986

ABSTRACT:
An ECL/CML to TTL translator circuit couples the output of an ECL/CML gate to the input of a TTL gate. The ECL/CML gate operates with reference to a first power rail higher reference voltage level with transistor elements operating in the non-saturation operating region. The TTL gate operates with reference to a second power rail lower reference voltage level with transistor elements operating in the saturation operating region. The translator circuit includes a reference voltage level shifting constant current non-switching current mirror circuit coupled to the output of the ECL/CML gate. The current mirror circuit shifts the reference voltage level of the ECL/CML gate output from the higher reference voltage level to the lower reference voltage level and delivers a reference voltage level shifted output signal. An operating region translating emitter follower output buffer circuit is coupled to receive the voltage level shifted output signal and drive the input of the TTL gate in the saturation region. The circuit functions of reference voltage level shifting and of operating region translating are thereby separately performed by separate components. The TTL gate input is a phase splitter transistor element. A resistor pulldown discharges the phase splitter transistor element. Base drive to the phase splitter transistor element is limited by a base drive limiting anti-saturation clamp. More generally, an overdrive and anti-saturation clamp circuit provides high speed switching of the phase splitter or other TTL switching transistor element.

REFERENCES:
patent: 3766406 (1973-10-01), Bryant et al.
patent: 4456838 (1984-06-01), Taguchi et al.
patent: 4527078 (1985-07-01), Smith
patent: 4536664 (1985-08-01), Martin
patent: 4578602 (1986-03-01), West et al.
patent: 4609837 (1986-09-01), Yagyuu et al.
patent: 4629913 (1986-12-01), Lechner
patent: 4644194 (1987-02-01), Birrittella et al.
patent: 4684831 (1987-08-01), Kruest
patent: 4871929 (1989-10-01), Hollstein et al.

Affiliated with

Also associated with

Rating

High speed ECL/CML to TTL translator circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed ECL/CML to TTL translator circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed ECL/CML to TTL translator circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-815996