High speed early/late discrimination systems and methods for...

Details High speed early/late discrimination systems and methods for... High speed early/late discrimination systems and methods for...

2008-05-20

2008-05-20

Payne, David C. (Department: 2611)

Pulse or digital communications

Synchronizers

C375S355000

Reexamination Certificate

active

07376211

ABSTRACT:
The present invention facilitates clock and data recovery for serial data streams by providing a mechanism that can be employed to detect and adjust operation and timing of clocks. The invention employs a differential analog circuit, using current steering logic, to process center and edge samples and identify an average operation of the clocks. The circuit can identify transitions between adjacent center/edge data samples and determine whether an identified transition is early or late for each bit in a set of consecutive bits of a received serial data stream.

REFERENCES:
patent: 5572158 (1996-11-01), Lee et al.
patent: 5757218 (1998-05-01), Blum
patent: 6246723 (2001-06-01), Bliss et al.
patent: 6370212 (2002-04-01), Nakai
patent: 6542015 (2003-04-01), Zhou et al.
patent: 6693985 (2004-02-01), Li et al.
patent: 6920622 (2005-07-01), Garlepp et al.
patent: 7076377 (2006-07-01), Kim et al.
patent: 2003/0198105 (2003-10-01), Yamaguchi et al.

Affiliated with

Also associated with

Rating

High speed early/late discrimination systems and methods for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed early/late discrimination systems and methods for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed early/late discrimination systems and methods for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804145