High speed double polycide bipolar/CMOS integrated circuit proce

Details High speed double polycide bipolar/CMOS integrated circuit proce High speed double polycide bipolar/CMOS integrated circuit proce

1987-08-19

1990-02-20

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437162, 437 31, 437 33, 437193, 437233, 148DIG9, 148DIG124, 156643, 357 43, 357 59, H01L 2170, H01L 2700

Patent

active

049026402

ABSTRACT:
A mixed bipolar-CMOS self-aligned process and integrated circuit provide a high performance NPN bipolar transistor in parallel to fabrication of a PMOSFET and an NMOSFET. Gate and base contacts are formed in a first polysilicon layer. The base contacts are implanted with P+ ion concentrations for diffusing base contact regions of the substrate in a later drive-in step. Source and drain contacts and emitter contacts are formed in a second polysilicon layer. The source and drain contacts are formed as a unit and then separated into discrete contacts by a spin-on polymer planarization and etch-back procedure. Lightly-doped lateral margins of the source, drain and base regions are ion-implanted in an initial low concentration (e.g. about 10.sup.13 atoms/cm.sup.2). The gate and base contact structures serve as a mask to self-align the implants. Then, the gate and base structures are enclosed in an oxide box having sidewalls. The second polysilicon layer, next deposited, is laterally spaced by the sidewalls from the first layer. The second layer is selectively implanted with dopant ions of appropriate type for each device: N-type for the NMOSFET and P-type for the PMOSFET and the base of an NPN bipolar transistor. A drive-in step diffuses the implanted ions into the substrate. A shallow P+ intrinsic base is formed, which is spaced from the P+ base contact diffusions by a lightly-doped margin. Then, the emitter contact polysilicon is implanted N+ and a drive-in step forms a shallow emitter within the P+ base. The FET device likewise have graduated doping profiles in their source and drain diffusions.

REFERENCES:
patent: 4072545 (1978-02-01), De La Moneda
patent: 4157269 (1979-06-01), Ning et al.
patent: 4325169 (1982-04-01), Ponder et al.
patent: 4346512 (1982-08-01), Liang et al.
patent: 4381953 (1983-05-01), Ho et al.
patent: 4431460 (1984-02-01), Barson et al.
patent: 4471522 (1984-09-01), Jamboktar
patent: 4483726 (1984-11-01), Isaac et al.
patent: 4495010 (1985-01-01), Kranzer
patent: 4507171 (1985-03-01), Bhatia et al.
patent: 4507853 (1985-04-01), McDavid
patent: 4581319 (1986-04-01), Wieder et al.
patent: 4707456 (1987-11-01), Thomas et al.
patent: 4727046 (1988-02-01), Tuntasood et al.
patent: 4734382 (1988-03-01), Krishna
patent: 4735911 (1988-04-01), Schaber
patent: 4735916 (1988-04-01), Homma et al.
patent: 4737472 (1988-04-01), Schaber et al.
patent: 4752589 (1988-06-01), Schaber
patent: 4784971 (1988-11-01), Chiu et al.
patent: 4808548 (1989-02-01), Thomas et al.
Isaac et al., "Advanced Bipolar Technology for High Performance VLSI", VLSI Science and Technololgy/1982 Proceedings, vol. 82-7, pp. 298-305.
Higashisaka et al., "Sidewall Assisted Closely Spaced Electrode Technology for High Speed GaAs LSIs", Ext. Abs. of the 15th Conf. on Solid State Devices and Matls., Tokyo, 1983, pp. 69-72.
Cole, B. C., "Mixed-Process Chips are About to Hit the Big Time," Electronics, Mar. 3, 1986, pp. 27-31.
"A Bipolar Process That's Repelling CMOS," Electronics, Dec. 23, 1985, pp. 45-47.
Miyamoto et al., J., "A 28nd CMOS SRAM with Bipolar Sense Amplifiers," 1984 IEEE National Solid-State Circuits Conference Digest of Technical Papers, pp. 224-225, 344 (1984).
Brown, et al., D. M., "Trends in Advanced Process Technology--Submicrometer CMOS Device Design and Process Requirements," Proc. IEEE, vol. 74, No. 12, pp. 1678-1702, Dec. 1986, at p. 1694.
Ogiue et al., K., "13-ns, 500-mW, 64-MW, 64-kbit ECL RAM Using Hl-BICMOS Technology," IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, pp. 681-685, Oct. 1986.
Ning et al., T., "Bipolar Trends," Proc. IEEE, vol. 74, No. 12, pp. 1669-1677, Dec. 1986.
Konaka, S., "A 30 ps Si Bipolar IC Using Super Self-Aligned Process Technology," Extended Abstracts 16th Conference on Solid State Devices and Materials, pp. 209-212 (1984).
Suzuki et al., M. "A 9-GHz Frequency Divider Using Si Bipolar Super Self-Aligned Process Technology," IEEE Electron Device Letters, vol. EDL-6, No. 4, pp. 181-183 (Apr. 1985).
Huang, et al., T. Y., "A MOS Transistor with Self-Aligned Polysilicon Source-Drain," IEEE Electron Device Letters, vol. EDL-7, No. 5, May 1986, pp. 314-316.
Oh, C. S. and Kim, C. K., "A New MOSFET Structure with Self-Aligned Polysilicon Source and Drain Electrodes", IEEE Electron Device Letters, vol. EDL-5, 1984, pp. 400-402.
Wong et al., S. S., "Elevated Source/Drain MOSFET," IEDM Tech. Dig., 1984, pp. 634-637.
Chu, et al., S. F., "A Self-Aligned Bipolar Transistor," VLSI Science and Technology/1982 Proceedings, vol. 82-7, pp. 306-314.
Barson, et al., F., "Shallow Bipolar Transistor Profiles by Diffusion from Implanted Polysilicon," VLSI Science and Technology/1982 Proceedings, vol. 82-7, pp. 282-287.
Wong, S. S., "Contact Technologies for Submicron CMOS," Cornell Program on Submicrometer Structures, 1985.

Affiliated with

Also associated with

Rating

High speed double polycide bipolar/CMOS integrated circuit proce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed double polycide bipolar/CMOS integrated circuit proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed double polycide bipolar/CMOS integrated circuit proce will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1615991