High-speed divider with reduced power consumption

Details High-speed divider with reduced power consumption High-speed divider with reduced power consumption

2007-02-28

2009-06-23

Wells, Kenneth B (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

Reexamination Certificate

active

07551009

ABSTRACT:
A method for dividing a signal having a first frequency by a divide ratio includes selecting, based on the divide ratio, a first pulse width of at least one signal having a second frequency and being generated by at least a corresponding one of a plurality of pulse-width control circuits responsive to at least one signal having a second pulse width. The method includes selecting at least one of the plurality of pulse-width control circuits to be powered-on to generate the at least one signal. The at least one of the plurality of pulse-width control circuits includes a first pulse-width control circuit to generate a first signal having the first pulse-width, second frequency, and first phase. The first signal corresponds to a select circuit output signal having a first phase. The method includes selecting at least one other of the plurality of pulse-width control circuits to be powered-off.

REFERENCES:
patent: 3813610 (1974-05-01), Kimura
patent: 5425074 (1995-06-01), Wong
patent: 5781054 (1998-07-01), Lee
patent: 6061418 (2000-05-01), Hassoun
patent: 6310507 (2001-10-01), Takeuchi et al.
patent: 6404291 (2002-06-01), Riley
patent: 6617893 (2003-09-01), Born et al.
patent: 6618462 (2003-09-01), Ross et al.
patent: 6683932 (2004-01-01), Wood
patent: 6807552 (2004-10-01), Bredin et al.
patent: 6930519 (2005-05-01), Fallahi et al.
patent: 6952125 (2005-10-01), Ahn et al.
patent: 6970025 (2005-11-01), Magoon et al.
patent: 7113009 (2006-09-01), Sun et al.
patent: 7123101 (2006-10-01), Puma et al.
patent: 7129789 (2006-10-01), Hsiao et al.
patent: 7187216 (2007-03-01), Sun et al.
patent: 2005/0242848 (2005-11-01), Sun et al.
Craninckx, Jan and Steyaert, Michiel S. J., “A 1.75-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 890-897.
Krishnapura, Nagendra and Kinget, Peter R., “A 5.3-GHz Programmable Divider for HiPerLAN in 0.25- μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 35, No. 7, Jul. 2000, pp. 1019-1024.
Perrott, Michael Henderson, “Techniques for High Data Rate Modulation and Low Power Operation of Fractional-N Frequency Synthesizers,” Dissertation, Massachusetts Institute of Technology, Sep. 1997, pp. 1-199.

Affiliated with

Also associated with

Rating

High-speed divider with reduced power consumption does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed divider with reduced power consumption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed divider with reduced power consumption will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4110316