High-speed digital multiplexer

Details High-speed digital multiplexer High-speed digital multiplexer

2007-05-22

2007-05-22

Hoff, Marc S. (Department: 2857)

Data processing: measuring, calibrating, or testing

Testing system

Of circuit

C702S010000, C702S118000

Reexamination Certificate

active

10010547

ABSTRACT:
A high-speed digital multiplexer is disclosed. The multiplexer includes a plurality of input pins for receiving a plurality of digital input signals and switching circuitry coupled to the input pins. The switching circuitry has respective outputs coupled to a common node and is operative to enable a selected one of the plurality of input pins. The multiplexer further includes a local signal converter having a circuit branch set to a common voltage. The branch is connected to the common node to sense changes in current corresponding to an input signal received by an enabled input pin. An output pin is coupled to the local signal converter, whereby the local signal converter is operative to produce voltage changes at the output corresponding to the sensed current changes.

REFERENCES:
patent: 5959871 (1999-09-01), Pierzchala et al.
patent: 6272669 (2001-08-01), Anderson et al.
patent: 6535766 (2003-03-01), Thompson et al.
patent: 2002/0048826 (2002-04-01), Richmond et al.

Affiliated with

Also associated with

Rating

High-speed digital multiplexer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed digital multiplexer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed digital multiplexer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3820072