Communications: electrical – Digital comparator systems
Patent
1977-08-15
1979-02-27
Atkinson, Charles E.
Communications: electrical
Digital comparator systems
3401461AV, G06F 1112
Patent
active
041421744
ABSTRACT:
This specification covers a simplified and high speed decoding scheme for Reed-Solomon codes capable of correcting up to three symbol errors in code words made up of k data and n-k check symbols where each symbol consists of m binary bits of information. In such a code the error location polynomial .sigma. (x) = x.sup.e + .sigma..sub.1 x.sup.e-1 . . . . .sigma..sub.e where e equals the number of symbol errors and the coefficient of .sigma.(x) are related to the error syndromes S.sub.i by the equation
REFERENCES:
patent: 3648236 (1972-03-01), Burton
patent: 3668632 (1972-06-01), Oldham
patent: 3714629 (1973-01-01), Hong et al.
patent: 3913068 (1975-10-01), Patel
patent: 3983536 (1976-09-01), Telfer
Chen Chin L.
Hsiao Mu Y.
Atkinson Charles E.
International Business Machines - Corporation
Murray J. E.
LandOfFree
High speed decoding of Reed-Solomon codes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed decoding of Reed-Solomon codes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed decoding of Reed-Solomon codes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-724978