Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-03-02
1991-05-14
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307451, 307471, 307443, 307481, 307594, 307473, H03K 19017, H03K 19096, H03K 19094, H03K 1704
Patent
active
050158813
ABSTRACT:
An AND gate includes first and second opposite-type field effect transistors, each including first and second conduction path terminals and a control electrode. The gate's output terminal is connected, in common, to the second conduction path terminals of the transistors. A first logic input is connected to the first conduction path terminal of the first transistor and a second logic input is connected in common to the control electrode of the first transistor and to the first conduction path terminal of the second transistor. A third logic input is applied to the control electrode of the second transistor. In a standby state prior to the application of logic signals all three logic inputs are in the same state. This assures no conduction of logic signals, while conditioning the gate for rapid selection when logic signals are applied. Subsequently, logic signals are applied to the inputs with the third input being the complement level of the logic signal on the first input. As a result, the circuit's output terminal only provides a high state output if the first and second inputs are in the high state. An erroneous output is avoided in the event of a skew of the inputs due to a clamping acton exerted on the gate's output by the first transistor. A logical decoding circuit using the above described AND circuit enables a one-out-of-32 decode to occur in three stages including a self-contained reset for fast cycle operation.
REFERENCES:
patent: 3443122 (1969-05-01), Bowers
patent: 3500062 (1970-03-01), Annis
patent: 3569729 (1971-03-01), Washizuka
patent: 3742248 (1973-06-01), Eaton, Jr.
patent: 3943378 (1976-03-01), Beutler
patent: 4185209 (1980-01-01), Street
patent: 4233524 (1980-11-01), Burdick
patent: 4344005 (1982-08-01), Stewart
patent: 4424460 (1984-01-01), Best
patent: 4429374 (1984-01-01), Tanimura
patent: 4511814 (1985-04-01), Matsuo et al.
patent: 4577124 (1986-03-01), Kolke
patent: 4590393 (1986-05-01), Ransom et al.
patent: 4618784 (1986-10-01), Chappell et al.
patent: 4620117 (1986-11-01), Fang
patent: 4684829 (1987-08-01), Uratani
patent: 4791319 (1988-12-01), Tagami et al.
patent: 4845677 (1989-07-01), Chapell et al.
patent: 4893031 (1990-01-01), Masuda
patent: 4910417 (1990-03-01), El Gamal et al.
Chappell et al., "A 3.5-ns/77K and 6.2-ns/300 K 64K CMOS RAM with ECL Interfaces", IEEE Transactions of Solid-State Circuits, vol. 24, No. 4, Aug. 1989, pp. 859-867.
Griffin et al., "Wired or and and Circuits for CVS and CMOS Logic", IBM Technical Disclosure Bulletin, vol. 27, No. 6, Nov. 1984, pp. 3200-3201.
Gersback et al., "Cascode Decoder", IBM Technical Disclosure Bulletin vol. 8, No. 4, Sep. 1965, pp. 642-643.
Chappell Barbara A.
Chappell Terry I.
Schuster Stanley E.
Bertelson David R.
International Business Machines Corp.
Miller Stanley D.
LandOfFree
High speed decoding circuit with improved AND gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed decoding circuit with improved AND gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed decoding circuit with improved AND gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1650528