High-speed decoder for a multi-pair gigabit transceiver

Pulse or digital communications – Equalizers – Automatic

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06959038

ABSTRACT:
A method and a system for providing an input signal from a multiple decision feedback equalizer to a decoder based on a tail value and a subset of coefficient values received from a decision-feedback equalizer. A set of pre-computed values based on the subset of coefficient values is generated. Each of the pre-computed values is combined with the tail value to generate a tentative sample. One of the tentative samples is selected as the input signal to the decoder. In one aspect of the system, tentative samples are saturated and then stored in a set of registers before being outputted to a multiplexer which selects one of the tentative samples as the input signal to the decoder. This operation of storing the tentative samples in the registers before providing the tentative samples to the multiplexer facilitates high-speed operation by breaking up a critical path of computations into substantially balanced first and second portions, the first portion including computations in the decision-feedback equalizer and the multiple decision feedback equalizer, the second portion including computations in the decoder.

REFERENCES:
patent: 4631735 (1986-12-01), Qureshi
patent: 4833693 (1989-05-01), Eyuboglu
patent: 5031194 (1991-07-01), Crespo et al.
patent: 5757855 (1998-05-01), Strolle et al.
patent: 5870433 (1999-02-01), Huber et al.
patent: 5872817 (1999-02-01), Wei
patent: 6009120 (1999-12-01), Nobakht
patent: 6178198 (2001-01-01), Samueli et al.
patent: 6252904 (2001-06-01), Agazzi et al.
patent: 2003/0002575 (2003-01-01), Agazzi et al.
patent: 0 206 770 (1986-12-01), None
patent: 0 889 612 (1999-01-01), None
J.W.M. Bergmans et al., “On the Use of Decision Feedback for Simplifying the Viterbi Detector,” Philips Journal of Research, Nov. 1987, pp. 399-428, vol. 42, No. 4, XP000565157, Amsterdam, The Netherlands.
Erich F. Haratsch,“High-Speed VLSI Implementation of Reduced Complexity Sequence Estimation Algorithms with Application to Gigabit Ethernet 1000Base-T,” International Symposium on VLSI Technology, Systems and Applications, Jun. 8-10, 1999, pp. 171-174, XP002136642, Piscataway, USA.
Riccardo Raheli, “Per-Survivor Processing: A General Approach to MLSE in Uncertain Environments,” IEEE Transactions on Communications, Feb. 1995, pp. 354-364, vol. 43, No. 2-4, XP002059868, New York, USA.
IEEE, “Supplement to Carrier Sense Multiple Access With Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications—Physical Layer Parameters and Specifications for 1000 Mb/s Operation Over 4-Pair of Category 5 Balanced Copper Cabling, Type 1000BASE-T” IEEE Std. 802.3ab (Supplement to IEEE Std 802.3, 1998 Edition), 1999, IEEE.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High-speed decoder for a multi-pair gigabit transceiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed decoder for a multi-pair gigabit transceiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed decoder for a multi-pair gigabit transceiver will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3435866

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.