Static information storage and retrieval – Addressing – Sync/clocking
Patent
1996-12-19
1997-12-02
Nelms, David C.
Static information storage and retrieval
Addressing
Sync/clocking
3652385, 36518905, H03K 1900
Patent
active
056943709
ABSTRACT:
A high speed data access apparatus for memory allows only a first page data to perform normal mode access during initial operation, by means of latch control signal generation using a page address signal, and the accompanying page data to practice a page mode access. The apparatus realizes a high speed data access.
REFERENCES:
patent: 5305284 (1994-04-01), Iwase
patent: 5345421 (1994-09-01), Iwamura et al.
patent: 5479374 (1995-12-01), Kobayashi et al.
patent: 5563835 (1996-10-01), Oldham
Le Vu A.
LG Semicon Co. Ltd.
Nelms David C.
LandOfFree
High speed data access apparatus for paged memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed data access apparatus for paged memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed data access apparatus for paged memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-807210