High speed convolution arithmetic circuit with multiple counters

Details High speed convolution arithmetic circuit with multiple counters High speed convolution arithmetic circuit with multiple counters

1984-11-26

1987-10-20

Malzahn, David H.

Boots, shoes, and leggings

G06F 1531

Patent

active

047018755

ABSTRACT:
A convolution arithmetic circuit has an accumulator to multiply two digital data sequences and add up the products. The sequences are stored in memories which cycle at the same rates and with different scales, the memory containing the multiplicand data being periodically updated.

REFERENCES:
patent: 3748451 (1973-07-01), Ingwersen
patent: 4025772 (1977-05-01), Constant
patent: 4063082 (1977-12-01), Nussbaumer
patent: 4255795 (1981-03-01), Hechtenberg
patent: 4573136 (1986-02-01), Rossiter
"All About PCM/Digital Audio", Musen to Jikken, Separate Volume, (Nov. 20, 1979), pp. 89-96 & 121-124.

Affiliated with

Also associated with

Rating

High speed convolution arithmetic circuit with multiple counters does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed convolution arithmetic circuit with multiple counters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed convolution arithmetic circuit with multiple counters will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1616395