Coded data generation or conversion – Analog to or from digital conversion – With particular solid state devices
Reexamination Certificate
2000-09-27
2002-09-24
Williams, Howard L. (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
With particular solid state devices
C341S155000, C327S195000
Reexamination Certificate
active
06456214
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates to converting analog information to digital information. More particularly, the present invention relates to high-speed comparators that will provide a low level or a high level indication based upon an input signal level.
BACKGROUND
Analog to digital conversions are often implemented using quantizers that sample the input analog signal and output a high or low voltage depending upon the signal level of the input signal. Quantizers for analog to digital conversions with high frequency input signals must be capable of making decisions quickly and reliably. These high input frequencies and associated high frequency sampling signals create significant problems in achieving these goals of speed and reliability.
Conventional quantizers rely upon inverter circuits to provide a positive-gain high or low level decision. The performance of such typical inverter circuits, however, suffer at high-frequencies, for example, at frequencies above about 1 GHz.
SUMMARY OF THE INVENTION
In accordance with the present invention, circuitry and an associated method are disclosed that provide a high-speed comparator. The comparator of the present invention utilizes input circuitry to receive the input signal and resonant tunneling diode (RTD) circuitry to provide the high or low level determination. The RTD circuitry may be made weak compared to the input circuitry to eliminate hysteresis, and the comparators may be cascaded together to provide a large positive-gain. In addition, clocked switches may be added to the cascaded comparator circuitry to create a clocked quantizer for analog to digital conversion.
In one embodiment, the present invention is a comparator including input circuitry having an input signal node, a reference signal node, and an output signal node, and resonant tunneling diode circuitry coupled to the output signal node. The input circuitry and the resonant tunneling diode circuitry work together to provide at the output signal node a stable low voltage point and a stable high voltage point depending upon the level of the input signal applied to the input signal node. In a further embodiment, the resonant tunneling diode circuitry has a weaker current level than the current level for the input circuitry. Still further, the current level for the resonant tunneling diode circuitry is at least about 10 times less than the current level for the input circuitry.
In more detailed respects, the resonant tunneling diode circuitry may include a pair of resonant tunneling diodes. In another more detailed embodiment, the input circuitry includes a first MOS transistor connected in a source-follower configuration with a gate of the first MOS transistor being coupled to the input signal node, and a second MOS transistor connected as a current sink with a gate node of the second MOS transistor being coupled to the reference voltage node.
In a further embodiment, the present invention is comparator circuitry including a plurality of the above comparators cascaded together such that the output signal node of a previous comparator is connected to the input signal node of the next comparator.
In a still further embodiment, the present invention is a clocked quantizer including an input signal node, an output signal node, the above cascaded comparator circuitry, and a switch coupled between the input signal node and the cascaded comparator circuitry to control when the clocked quantizer samples a signal applied to the input signal node. The switch is controlled by a clock signal. In addition, the clocked quantizer may include a second switch coupled between the output and the input of the comparator circuit to control when the output signal at the output signal node is latched. The second switch is controlled by a second clock signal. Still further, in the clocked quantizer may include a second comparator circuit coupled between the switch and the input signal node.
In another respect, the present invention is a method for providing a low level or a high level indication based upon the level on an input signal. This method includes receiving an input signal, driving the input signal with input circuitry to produce an output signal, and utilizing resonant tunneling diode circuitry to produce for the output signal a stable low voltage point or a stable high voltage point depending upon the level of the input signal. In a more detailed embodiment, the resonant tunneling diode circuitry has a weaker current level than the current level for the input circuitry so that hysteresis is reduced or eliminated. In addition, the resonant tunneling diode circuitry may include a first resonant tunneling diode coupled between the output signal node and a first voltage node and a second resonant tunneling diode coupled between the output signal node and a second voltage node.
In another embodiment, the method of the present invention may include repeating the driving and utilizing steps a plurality of times by cascading together a plurality of comparators, with each comparator including input circuitry and resonant tunneling diode circuitry. The method may also include providing an overall gain that is much greater than one. Finally, after the receiving step, the method may include controlling when the input signal is provided to the plurality of comparators so that the input signal is sampled at a desired rate.
REFERENCES:
patent: 3021517 (1962-02-01), Kaenel et al.
patent: 3176152 (1965-03-01), Spiegel
patent: 4990799 (1991-02-01), Weiss
patent: 5140188 (1992-08-01), Burns
patent: 5510734 (1996-04-01), Sone
patent: 6100723 (2000-08-01), Broekaert
patent: 6118316 (2000-09-01), Tamamura et al.
patent: 6157220 (2000-12-01), Broekaert
patent: 6208277 (2001-03-01), Hellums et al.
patent: 10-092188 (1998-04-01), None
A. Seabaugh et al., “Resonant Tunneling Circuit Technology: Has It Arrived?”, GaAs IC Symposium, IEEE Gallium Arsenide Integrated Circuit Symposium, Technical Digest 1997, pp. 119-122 (Mar. 1997).
E. Goto et al., “Esaki Diode High-Speed Logical Circuits”, IRE Transactions on Electronic Computers, pp. 25-29 (Mar. 1960).
A. Seabaugh et al., “Tunnel Diodes”, Encyclopedia of Applied Physics, vol. 22, pp. 335-359 (Sep. 1998).
Tom Broekaert et al., “A Monolithic 4-Bit 2-Gsps Resonant Tunneling Analog-to-Digital Converter”, IEEE Journal of Solid-State Circuits, vol. 33, No. 9, pp. 1342-1349 (Oct. 1998).
B. Brar et al., “3 GHz Resonant Tunneling Clocked Comparator” IEEE Cornell Conference Adv. Concepts High Speed Semiconductor, Devices Circuits, pp. 28-34 (Mar. 1997).
Grossman René E.
O'Keefe Egan & Peterman, LLP
Raytheon Company
Williams Howard L.
LandOfFree
High-speed comparator utilizing resonant tunneling diodes... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed comparator utilizing resonant tunneling diodes..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed comparator utilizing resonant tunneling diodes... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2904195