High speed combinatorial digital multiplier

Details High speed combinatorial digital multiplier High speed combinatorial digital multiplier

1977-08-18

1979-05-08

Malzahn, David H.

Boots, shoes, and leggings

364757, G06F 752

Patent

active

041539389

ABSTRACT:
This disclosure relates to a high speed combinatorial 8 by 8 digital multiplier suitable for implementation on a single semiconductor chip including an encoder for implementing the Modified Booth Algorithm to encode the eight multiplier digits. The encoder includes five subsections which generate a plurality of control signals. Each of the plurality of control signals is inputted into a separate one of five multiplexor circuits each of which also receives inputs representative of eight multiplicand bits in accordance with implementation of the Modified Booth Algorithm. Each of the five multiplexer circuits provides a plurality of outputs, each of the pluralities of outputs representing a separate partial product of the multiplier and multiplicand inputs. The partial products are inputted to an array of carry-save adders. The final stage of the adder network includes a carry-look-ahead adder which produces sixteen outputs which represent the product of the multiplier and the multiplicand. The multiplier includes circuitry for permitting encoding of the multiplier inputs in either binary unsigned or in two's compliment form. A multiplier mode control input controls whether the multiplier inputs are operated upon as two's compliment or as unsigned binary numbers. Similarly, a mode control input to circuitry which generates the multiplexer inputs representative of the multiplicand also controls whether the multiplicand inputs are operated upon as two's compliment numbers or as unsigned binary numbers. The mode of the multiplier inputs and multiplicand inputs can be independently controlled, so that mixed signed and unsigned representations of the multiplier and multiplicand, respectively, can be utilized.

REFERENCES:
patent: 3372269 (1968-03-01), MacSorley et al.
patent: 3730425 (1973-05-01), Kindell et al.
patent: 3947670 (1976-03-01), Irwin et al.
patent: 4041292 (1977-08-01), Kindell

Affiliated with

Also associated with

Rating

High speed combinatorial digital multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed combinatorial digital multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed combinatorial digital multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1236249