High-speed CMOS latch

Details High-speed CMOS latch High-speed CMOS latch

1998-08-13

2000-07-04

Nuton, My-Trang

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

H03K 3037

Patent

active

060844558

ABSTRACT:
A high-speed CMOS latch includes at each storage node a pull-up P-transistor with its gate tied to a dynamic node, and a pull-down N-transistor with its gate controlled by the inverse of the states of the remaining dynamic nodes. The P-transistor drives the storage node high to VDD, and the N-transistor drives the node low to VSS, as appropriate. During evaluation, one dynamic node discharges to a low state and in response each storage node is driven relatively quickly to the desired high or low state through either the associated pull-up or pull-down transistor. Precharging P-transistors drive the dynamic nodes high during precharge periods. As the dynamic nodes go high, they turn off all of the pull-up and pull-down transistors that drive the latch storage nodes, and the latch retains the evaluated state of the dynamic nodes until the start of the next evaluation cycle. Accordingly, the latch does not require a separate clock.

REFERENCES:
patent: 4837465 (1989-06-01), Rubinstein
patent: 4910713 (1990-03-01), Madden et al.
patent: 5481500 (1996-01-01), Reohr et al.
patent: 5568077 (1996-10-01), Sato et al.
patent: 5825224 (1998-10-01), Klass et al.
patent: 5862085 (1999-01-01), De Lange
High-Performance, Low-Power Design Techniques for Dynamic to Static Logic Interface, J. Jiang, K. Lu, and U. Ko, Proceedings of the 1997 International Symposium on Low Power Electronics and Design, Aug. 18-20, 1997, pp. 12-17.
Chuang, Ching-Te et al., "SOI for Digital CMOS VLSI: Design Considerations and Advances," Proceedings of the IEEE, 86(4): 689-720 (Apr. 1998).
Glasser, Lance A., and Dobberpuhl Daniel W., "The Design and Analysis of VLSI Circuits," (MA: Addison-Wesley Publishing), pp. 286-289 (1985).
Matson, M. et al., "A 600MHz Superscalar Floating Point Processor," Paper on EV6 Fbox given at European Solid-State Circuits Conference (Sep. 1998).
Montanaro, James et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor," IEEE Journal of Solid-State Circuits, 31(11) 1703-1714 (Nov. 1996).

Affiliated with

Also associated with

Rating

High-speed CMOS latch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed CMOS latch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed CMOS latch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1489929