High speed CMOS comparator with hysteresis

Details High speed CMOS comparator with hysteresis High speed CMOS comparator with hysteresis

1988-06-08

1989-10-17

Zazworsky, John

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

307359, 307494, H03K 524

Patent

active

048749699

ABSTRACT:
A comparator circuit in accordance with the present invention includes a first stage which is a standard CMOS implementation of a differential amplifier. The differential outputs of the first stage are applied to the inputs of a second differential amplifier stage which is of the same design as the first stage. A hysteresis element is added to the current mirror load of the second stage and is driven by an output of the second stage. This second stage output is applied to a threshold matching single-ended gain stage. The output of the gain stage is applied to a standard CMOS inverter which provides the final comparator output. The hysteresis element is placed internally within the second stage to be driven by the second stage output such that the voltage difference between the differential inputs to the second stage must exceed a preselected threshold voltage before the output to the single-ended gain stage switches state.

REFERENCES:
patent: 4069431 (1978-01-01), Kucharewski
patent: 4110641 (1978-08-01), Payne
patent: 4394587 (1983-07-01), McKenzie et al.
patent: 4485312 (1984-11-01), Kusakabe et al.
patent: 4670671 (1987-06-01), De Weck

Affiliated with

Also associated with

Rating

High speed CMOS comparator with hysteresis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed CMOS comparator with hysteresis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed CMOS comparator with hysteresis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1745188