High speed clock signal duty cycle adjustment

Details High speed clock signal duty cycle adjustment High speed clock signal duty cycle adjustment

2011-01-04

2011-01-04

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

Reexamination Certificate

active

07863958

ABSTRACT:
A clock signal duty cycle adjustment circuit includes a duty cycle correction circuit that receives a clock input signal that may need duty cycle correction. The duty cycle correction circuit may derive first and second differential clock signals from the clock input signal. The first and second differential clock signals may exhibit respective voltage offsets. The duty cycle correction circuit includes a voltage offset shift circuit that may shift the voltage offset that one of the first and second differential clock signals exhibits to adjust the effective duty cycle of a clock output signal. The duty cycle adjustment circuit derives the clock output signal from the voltage offset adjusted first and second differential clock signals in response to a duty cycle error signal.

REFERENCES:
patent: 6411145 (2002-06-01), Kueng
patent: 7015739 (2006-03-01), Lee et al.
patent: 7180346 (2007-02-01), Lee
patent: 7199634 (2007-04-01), Cho et al.
patent: 7202722 (2007-04-01), Mahadevan et al.
patent: 7250801 (2007-07-01), Minzoni
patent: 7501870 (2009-03-01), Choi et al.
patent: 2006/0114042 (2006-06-01), Lee et al.
patent: 2006/0284659 (2006-12-01), Tambouris
patent: 2007/0252629 (2007-11-01), Boerstler
patent: 2007/0255517 (2007-11-01), Boerstler
patent: 2007/0266285 (2007-11-01), Boerstler
patent: 2009/0121763 (2009-05-01), Bossu et al.
Heydari—“Design and Analysis of Low-Voltage Current-Mode Logic Buffers”; Proceedings of the 4th International Symposium on Quality Electronic Design, IEEE Computer Society, 2003.
Jovanovic—“Pulsewidth Control Loop as a Duty Cycle Corrector”; Serbian Journal of Electrical Engineering, vol. 1, No. 2, Jun. 2004.
International Search Report in PCT/EP2009/065464.

Affiliated with

Also associated with

Rating

High speed clock signal duty cycle adjustment does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed clock signal duty cycle adjustment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed clock signal duty cycle adjustment will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2620162