High speed clock and data recovery system

Details High speed clock and data recovery system High speed clock and data recovery system

2006-11-14

2006-11-14

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Phase shift by less than period of input

C327S247000

Reexamination Certificate

active

07135905

ABSTRACT:
A clock and data recovery system for detecting and resolving meta-stability conditions is provided. The clock and data recovery system includes a phase detector having logic configured to detect a meta-stability condition and to generate an output signal to mitigate the condition. The system can also include a time varying gain adjustment portion. This portion includes a gain control logic configured to determine and adjust system gain during reception of an incoming data stream. The system further includes a phase interpolator having increased linearity. The phase interpolator has a plurality of first branches having a differential transistor pair, a switch, and a current source, coupled between a first output and a first supply voltage and a plurality of second branches having a differential transistor pair, a switch, and a current source, coupled between a second output and the first supply voltage. The phase interpolator can also include an integrator portion.

REFERENCES:
patent: 6307696 (2001-10-01), Bishop et al.
patent: 6584163 (2003-06-01), Myers, Jr.
patent: 6943606 (2005-09-01), Dunning et al.
patent: 2002/0003847 (2002-01-01), Yamamoto et al.
patent: 2003/0123589 (2003-07-01), Glenn et al.
patent: 2003/0165209 (2003-09-01), Chen et al.
patent: 2004/0125823 (2004-07-01), Abhayagunawardhana et al.
Buchwald et al., “Integrated Fiber Optic Receivers”, Kluwar Academic Publishers, pp. 189-196.
Moon et al., “A 62.5-250 MHz Multi-Phase Delay-Locked Loop Using A Replica Delay Line With Triply Controlled Delay Cells”, IEEE 1998 Custom Integrated Circuits Conference, pp. 299-302.
Sidiropoulos et al., “A Semidigital Dual Delay-Locked Loop”, IEEE Journal Of Solid State Circuits, vol. 32, No. 11, Nov. 1997, pp. 1683-1692.
Kim et al., “Phase Interpolator Using Delay Locked Loop”, 2003 Southwest Symposium On Mixed-Signal Design, Feb. 23-25, 2003, pp. 76-80.
Yang et al., “A 0.8-um CMOS 2.5 Gb/s Oversampling Receiver And Transmitter For Serial Links”, IEEE Journal of Solid State Circuits, vol. 31, No. 12, Dec. 1996, pp. 2015-2023.

Affiliated with

Also associated with

Rating

High speed clock and data recovery system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed clock and data recovery system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed clock and data recovery system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3697876