Electricity: measuring and testing – Plural – automatically sequential tests
Patent
1988-11-18
1989-08-29
Eisenzopf, Reinhard J.
Electricity: measuring and testing
Plural, automatically sequential tests
324158R, 371 25, 371 21, G01R 3100, G06F 1126
Patent
active
048620718
ABSTRACT:
Supplied with an output response signal from a circuit under test in each test channel, a level comparator compares the signal with a reference level which defines a normal logical level. The compared output is applied to two independent signal detectors, wherein it is detected and held at the timing of two strobe pulses which are provided thereto via two different signal lines at a desired time interval. These detected signals are applied to two logical comparators, wherein they are compared with expected value signals, respectively. An expected value signal switching circuit may be provided by which the expected value signal in this test channel and the expected value signal in another test channel are selectively provided to one of the logical comparators. It is also possible to adopt an arrangement in which test results read out of a plurality of storage areas of a failure analysis memory are provided as mask data to a desired one of the logical comparators to thereby mask its logical comparison.
REFERENCES:
patent: 4414665 (1983-11-01), Kimura et al.
patent: 4788684 (1988-11-01), Kawaguchi et al.
Nishiura Junji
Sato Kazuhiko
Takahashi Keiichi
Advantest Corporation
Eisenzopf Reinhard J.
Nguyen Vinh P.
LandOfFree
High speed circuit testing apparatus having plural test conditio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed circuit testing apparatus having plural test conditio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed circuit testing apparatus having plural test conditio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2240808