High speed capture latch

Details High speed capture latch High speed capture latch

1996-02-02

1998-05-05

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

327208, 327211, 327215, 327 55, 327 52, 327 57, H03K 19096

Patent

active

057480206

ABSTRACT:
A high speed capture latch includes differential data inputs, a latch clock input, a boost clock input, a current steering circuit, a switched current source, a latch element and first and second boost current sources. The current steering circuit has first and second differential control terminals which are coupled to the differential data inputs and control current through first and second current paths, respectively. The switched current source is coupled between the current steering circuit and a first voltage supply terminal and has a control terminal coupled to the latch clock input. The latch element is coupled between a second voltage supply terminal and the current steering circuit and provides a latch output. The first boost current source is coupled to the first current path between the latch element and the current steering circuit and has a control terminal coupled to the boost clock input. The second boost current source is coupled to the second current path between the latch element and the current steering circuit and has a control terminal coupled to the boost clock input.

REFERENCES:
patent: 4712224 (1987-12-01), Nelson
patent: 4821296 (1989-04-01), Cordell
patent: 4973864 (1990-11-01), Nogami
patent: 5081655 (1992-01-01), Long
patent: 5115455 (1992-05-01), Samaras et al.
patent: 5148061 (1992-09-01), Hsueh et al.
patent: 5162746 (1992-11-01), Ghoshal
patent: 5200980 (1993-04-01), Briddell
patent: 5272395 (1993-12-01), Vincelette
patent: 5278873 (1994-01-01), Lowrey et al.
patent: 5280205 (1994-01-01), Green et al.
patent: 5301196 (1994-04-01), Ewen et al.
patent: 5361229 (1994-11-01), Chiang et al.
patent: 5371766 (1994-12-01), Gersbach et al.
patent: 5400370 (1995-03-01), Guo
patent: 5508643 (1996-04-01), Khieu
patent: 5508644 (1996-04-01), Branson et al.
"A 30 MHz High Speed Analog/Digital PLL in 2 .mu.m CMOS," B. Kim et al., IEEE International Solid-State Circuits Convention, Digest of Technical Papers, pp. 104-105 (1990).
"Single Chip 1062 Mbaud CMOS Transceiver for Serial Data Communication," J. Ewen et al., IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 18-19, 32-33, 336, 440 (1995).

Affiliated with

Also associated with

Rating

High speed capture latch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed capture latch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed capture latch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-58282