High speed buffer store arrangement for quick wide transfer of d

Details High speed buffer store arrangement for quick wide transfer of d High speed buffer store arrangement for quick wide transfer of d

1988-06-23

1989-04-18

Heckler, Thomas M.

Boots, shoes, and leggings

G06F 1200

Patent

active

048232599

ABSTRACT:
A high speed buffer store arrangement for use in a data processing system having multiple cache buffer storage units in a hierarchial arrangement permits fast transfer of wide data blocks. On each cache chip, input and output latches are integrated thus avoiding separate intermediate buffering. Input and output latches are interconnected by 64-byte wide data buses so that data blocks can be shifted rapidly from one cache hierarchy level to another and back. Chip-internal feedback connections from output to input latches allow data blocks to be selectively reentered into a cache after reading. An additional register array is provided so that data blocks can be furnished again after transfer from cache to main memory or CPU without accessing the respective cache. Wide data blocks can be transferred within one cycle, thus tying up caches much less in transfer operations, so that they have increased availability.

REFERENCES:
patent: 4128882 (1978-12-01), Dennis
patent: 4141067 (1979-02-01), McLagan
patent: 4144566 (1979-03-01), Timsit
patent: 4173781 (1979-11-01), Cencier
patent: 4228503 (1980-10-01), Waite et al.
patent: 4323968 (1982-04-01), Capozzi
patent: 4354232 (1982-10-01), Ryan
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4458310 (1984-07-01), Chang
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4489381 (1984-12-01), Lavallee et al.
patent: 4616310 (1986-10-01), Dill et al.
Manyi, G. J. et al., "Two-Loop Design In a Two Level Storage Hierarchy", IBM Technical Disclosure Bulletin, vol. 18, No. 8, Jan. 1976, pp. 2609-2610.
Hwang, K. et al., "Computer Architecture and Parallel Processing", McGraw-Hill Book Company, 1984, pp. 98-102.
IBM Technical Disclosure Bulletin, vol. 21, No. 6, Nov. 1978, pp. 2468-2469, "Data Processing System with Second Level Cache", F. Sparacio.
IBM Technical Disclosure Bulletin, vol. 23, No. 7A, Dec. 1980, pp. 2915-1917, "System Cache for High Performance Processors", S. M. Desar.

Affiliated with

Also associated with

Rating

High speed buffer store arrangement for quick wide transfer of d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed buffer store arrangement for quick wide transfer of d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed buffer store arrangement for quick wide transfer of d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2400063