Oscillators – Automatic frequency stabilization using a phase or frequency... – Plural a.f.s. for a single oscillator
Patent
1995-04-17
1996-06-11
Mis, David
Oscillators
Automatic frequency stabilization using a phase or frequency...
Plural a.f.s. for a single oscillator
331 17, 331 23, 331 25, 331DIG2, 327156, 360 51, 375375, H03L 7087, H03L 7107
Patent
active
055259359
ABSTRACT:
A high-speed bit synchronizer comprising a phase comparator for detecting a phase relationship between a center of an eye pattern of input NRZ data and a rising transition of a clock pulse from a voltage controlled oscillator (VCO) whenever the input NRZ data makes a transition, a frequency comparator for detecting a frequency relationship between a multiple of a period of the clock pulse from the VCO and a multiple of a period of an external reference clock pulse whenever the external reference clock pulse makes a rising or falling transition, phase and frequency comparator gain limiters for limiting gains of the phase and frequency comparators, respectively, a frequency synchronous signal detector for generating frequency synchronous and asynchronous signals in response to an output of the frequency comparator, a phase difference output controller for controlling the transfer of an output of the phase comparator gain limiter in response to an output of the frequency synchronous signal detector, a low pass filter (integrator) for outputting a voltage of a low frequency component to the VCO in response to an output of the phase difference output controller and an output of the frequency comparator gain limiter, and a frequency-divider for frequency-dividing the clock pulse from the VCO at a desired ratio.
REFERENCES:
patent: 4400667 (1983-08-01), Belkin
patent: 4422176 (1983-12-01), Summers
patent: 4535459 (1985-08-01), Hogge, Jr.
patent: 4542351 (1985-09-01), Okada
patent: 4787097 (1988-11-01), Rizzo
patent: 4803705 (1989-02-01), Gillingham et al.
patent: 4942370 (1990-07-01), Shigemore
patent: 5381116 (1995-01-01), Nuckolls et al.
patent: 5420543 (1995-05-01), Lundberg et al.
"An ECL gate array with integrated PLL--based clock recovery and synthesis of high speed data and telecom applications", by David Rosky, Bruce H. Coy, Mare Friedmann, 182/SPIE vol. 1577 High-Speed Fiber Networks and Channels (1991), pp. 182-191.
Joo Bheom S.
Kang Seok Y.
Lee Bheom C.
Park Kwon C.
Electronics and Telecommunications Research Institute
Korea Telecommunications Authority
Mis David
LandOfFree
High-speed bit synchronizer with multi-stage control structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed bit synchronizer with multi-stage control structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed bit synchronizer with multi-stage control structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-354627