High speed apparatus for a single latch flash analog-to-digital

Details High speed apparatus for a single latch flash analog-to-digital High speed apparatus for a single latch flash analog-to-digital

1988-03-10

1990-01-30

Shoop, Jr., William M.

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341158, H03M 136

Patent

active

048976555

ABSTRACT:
There is disclosed a high-speed decoding apparatus for use in a flash-type analog-to-digital converter. The apparatus disclosed employs an OR gate which follows an AND gate which AND gate is conventionally employed in a comparator associated with such a converter. The OR gate functions to block any dynamic movement of the unknown input voltage from being transferred to the decode lines of the analog-to-digital converter. To further gain speed, autozeroed inverters are coupled to the output of the OR gate to further assure that the decoder lines are rapidly driven to therefore gain an extra advantage in high-speed operation of the converter employing the apparatus as described.

REFERENCES:
patent: 4612531 (1986-09-01), Dingwall et al.
patent: 4691189 (1987-09-01), Dingwall et al.

Affiliated with

Also associated with

Rating

High speed apparatus for a single latch flash analog-to-digital does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed apparatus for a single latch flash analog-to-digital , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed apparatus for a single latch flash analog-to-digital will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1926005