Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1992-05-15
1994-04-26
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307455, 36523006, H03K 19082
Patent
active
053069668
ABSTRACT:
A decoder circuit is implemented by emitter coupled logic circuits, and comprises decoding stages respectively supplied with combinations of component bits, driver stages respectively associated with the decoding stages for driving capacitive loads, and bypassing circuits coupled between the output terminals of the driver stages and a common constant current source, wherein each of the bypassing circuits is implemented by a bipolar transistor having a collector to emitter current path between the associated output terminal and the common constant current source and a base node coupled through a resistive element with the associated output terminal so that discharge current flows through the collector to emitter current path until all the electric charges are evacuated from the capacitive load, thereby increasing operation speed.
REFERENCES:
patent: 4385370 (1983-05-01), Isogai
patent: 4647799 (1987-03-01), Hsu et al.
patent: 4986666 (1991-01-01), Homma et al.
patent: 5021688 (1991-06-01), LeForestier et al.
patent: 5022010 (1991-06-01), Chan
NEC Corporation
Sanders Andrew
Westin Edward P.
LandOfFree
High-speed and low-power consumption decoder unit implemented by does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed and low-power consumption decoder unit implemented by, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed and low-power consumption decoder unit implemented by will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1713841