Oscillators – Automatic frequency stabilization using a phase or frequency... – With reference oscillator or source
Reexamination Certificate
2000-10-20
2002-10-08
Pascal, Robert (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
With reference oscillator or source
C331S00100A
Reexamination Certificate
active
06462624
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to phase-lock loop circuits, and more particularly to high speed and high-precision phase frequency detectors.
BACKGROUND OF THE INVENTION
Phase lock loops (PLL) typically include a phase frequency detector (PFD) that provides control signals indicative of a phase difference between a reference clock and an oscillation signal or a VCO clock of a voltage controlled oscillator (VCO). A charge pump provides a voltage signal to the VCO in response to the control signals. The VCO provides the oscillation signal responsive to the voltage signal.
As the frequency of the reference clock is increased, the performance requirements of the phase lock loop becomes more stringent. A high performance PLL has low clock jitter at its operation frequency. The PLL jitter is caused by two major factors. First, the supply noise can abruptly change the frequency of the VCO and result in PLL clock output jitter. This type of jitter can be reduced by increasing the noise immunity of the VCO circuitry. The second major factor is the precision of the phase frequency detector. A low precision of phase frequency detector typically has a large minimum detectable phase difference (or “dead zone”), which increases the jitter. The jitter caused by the low precision phase frequency detector can be reduced by increasing the precision of the phase frequency detector. A phase frequency detector including a conventional static logic gate structure has a speed limitation due to the propagation delay through multiple logic gate stages. This speed limitation increases the dead zone in the operation of the phase frequency detector at high frequency, and hence increases the jitter.
It is desirable to have a PLL that operates at higher frequencies with less jitter.
SUMMARY OF THE INVENTION
The present invention provides a phase lock loop that includes a dynamic phase frequency detector that includes dynamic logic, instead of static logic, to decrease the propagation delay through the detector.
The dynamic phase frequency detector increases the maximum operating frequency of the PLL with higher precision and less jitter at the PLL output clock. The dynamic phase frequency detector is simpler. The number of transistors and the layout area is reduced for an efficient implementation. As a result, the conventional static phase frequency detector is replaced by the dynamic phase frequency detector for high precision and low jitter operation of PLL.
REFERENCES:
patent: 4316150 (1982-02-01), Crosby
patent: 4378509 (1983-03-01), Hatchett et al.
patent: 4424497 (1984-01-01), Fellinger
patent: 4779008 (1988-10-01), Kessels
patent: 4820993 (1989-04-01), Cohen et al.
patent: 4970475 (1990-11-01), Gillig
patent: 5233314 (1993-08-01), McDermott et al.
patent: 5274281 (1993-12-01), Hay
patent: 5317283 (1994-05-01), Korhonen
patent: 5373255 (1994-12-01), Bray et al.
patent: 5374904 (1994-12-01), Ishibashi
patent: 5436596 (1995-07-01), Folmer
patent: 5465075 (1995-11-01), Yaklin
patent: 5592110 (1997-01-01), Noguchi
patent: 5896066 (1999-04-01), Katayama et al.
patent: 5963058 (1999-10-01), Thomas
patent: 5969576 (1999-10-01), Trodden
patent: 6049233 (2000-04-01), Shurboff
patent: 6084479 (2000-07-01), Duffy et al.
patent: 6150889 (2000-11-01), Gulliver et al.
patent: 6157218 (2000-12-01), Chen
patent: 6157263 (2000-12-01), Lee et al.
patent: 6194916 (2001-02-01), Nishimura et al.
patent: 0 711 041 (1996-05-01), None
Admitted prior art (Fig 2 of drawing).
Jeong Deog-kyoon
Lee Kyeongho
Choe Henry
Pascal Robert
Perkins Coie LLP
Silicon Image Inc.
LandOfFree
High-speed and high-precision phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed and high-precision phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed and high-precision phase locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2919897