Pulse or digital communications – Equalizers
Reexamination Certificate
2007-01-02
2007-01-02
Tran, Khanh (Department: 2611)
Pulse or digital communications
Equalizers
Reexamination Certificate
active
10732408
ABSTRACT:
A low cost and high speed equalizing receiver structure is provided for improved inter-chip and inter-module communications. The receiver is able to recover data from a corrupted waveform from a signal wire such as one found on data, address or control wires in a microsystem architecture. The receiver can be used with binary as well as m-ary pulse amplitude modulation schemes. The receiver can be used to increase the sustainable data rate between chips or can be used to sustain a given data rate over a poorer quality channel as compared to prior art interconnect technologies. Methods for training and operating the receiver structure are provided. A novel structure called the decision feedback equalizer and cross talk canceller (DFE-CTC) is introduced and methods to compute the coefficients to minimize error in terms of the l2norm, the l∞norm, and statistical probability of error functions are also disclosed.
REFERENCES:
patent: 5459432 (1995-10-01), White et al.
patent: 6298362 (2001-10-01), Gu
patent: 6480534 (2002-11-01), Gatherer et al.
patent: 2004/0062403 (2004-04-01), Gay
Ren et al. “Synthesizing Optimal Filters for Crosstalk-cancellation for High-Speed Buses”, DAC 2003, Jun. 2-6, 2003, p. 592-597.
Ahn Sam K.
Dowling Eric M.
Tran Khanh
LandOfFree
High-speed adaptive interconnect architecture with nonlinear... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed adaptive interconnect architecture with nonlinear..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed adaptive interconnect architecture with nonlinear... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3823731