Multiplex communications – Pathfinding or routing
Reexamination Certificate
2000-12-22
2004-08-17
Vincent, David (Department: 2661)
Multiplex communications
Pathfinding or routing
C370S438000, C710S100000
Reexamination Certificate
active
06778526
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention generally relates to the field of data communications and data processing architectures. More particularly, the present invention relates to a high speed chip to chip interface and protocol for fast path processing of data packets in a route switch mechanism.
2. Description of Related Art and General Background
The unprecedented growth of data networks (e.g., corporate-wide Intranets, the Internet, etc.) as well as the development of network applications (e.g., multimedia, interactive applications, proprietary corporate applications, etc.) have resulted in creating a demand for higher network bandwidth capabilities and better network performance. Moreover, such demands are exacerbated by the advent of policy-based networking, which requires more data packet processing, thereby increasing the amount of work per packet and occupying processing resources. One approach to increase network bandwidth and improving network performance is to provide for higher forwarding and/or routing performance within the network.
Some improvements in routing performance are directed to enhancing processor throughput. Processor designers have been able to obtain throughput improvements by greater integration, by reducing the size of the circuits, and by the use of single-chip reduced instruction set computing (RISC) processors, which are characterized by a small simplified set of frequently used instructions for rapid execution. It is commonly understood, however, that physical size reductions cannot continue indefinitely and there are limits to continually increasing processor clock speeds.
Further enhancements in processor throughput include modifications to the processor hardware to increase the average number of operations executed per clock cycle. Such modifications, may include, for example instruction pipelining, the use of cache memories, and multi-thread processing. Pipeline instruction execution allows subsequent instructions to begin executing before previously issued instructions have finished. Cache memories store frequently used and other data nearer the processor and allow instruction execution to continue, in most cases, without waiting the full access time of a main memory. Multi-thread processing divides a processing task into independently executable sequences of instructions called threads and the processor, recognizing when an instruction has caused it to be idle (i.e., first thread), switches from the instruction causing the memory latency to another instruction (i.e., second thread) independent from the former instruction. At some point, the threads that had caused the processor to be idle will be ready and the processor will return to those threads. By switching from one thread to the next, the processor can minimize the amount of time that it is idle.
In addition to enhancing processor throughput, improvements in routing performance may be achieved by partitioning the routing process into two processing classes: fast path processing and slow path processing. Partitioning the routing process into these two classes allows for network routing decisions to be based on the characteristics of each process. Routing protocols, such as, Open Shortest Path First (OSPF) and Border Gateway Protocol (BGP), have different requirements than the fast-forwarding Internet Protocol (FFIP). For example, routing protocols, such as OSPF and BGP, typically operate in the background and do not operate on individual data packets, while FFIP requires IP destination address resolution, checksum verification and modification, etc. on an individual packet basis.
The IP fast forwarding problem is becoming harder as the amount of time allotted for processing on a per packet basis steadily decreases in response to increasing media transmission speeds. In an effort to alleviate this problem, many router and Layer-3 switch mechanisms distribute the fast path processing to every port in their chassis, so that fast path processing power grows at a single port rate and not at the aggregate rate of all ports in the box. This provides only temporary relief as network wire speeds have increased exponentially recently (e.g., Ethernet's 10, 100, to 1,000 MBps increase) while processing speeds have traditionally improved, on average, by a factor of two every 18 months. It is clear that most of current solutions will run out of steam, as the faster media become the mainstream.
SUMMARY OF THE INVENTION
The present invention is provides fast chip to chip processing, in a route switch mechanism having a plurality of processors, that approximates a ten gigabits per second transfer rate. To achieve this end, the present invention provides a processor interface in each processor that transfers data, in the form of packets, to and from each processor across the bus a in a source synchronous model.
The present invention is configured to provide a fast path data packet transfer across a bus infrastructure in a switching mechanism. As such, the present invention includes a first port and a second port on each processor for establishing a uni-directional data flow path. The present invention further includes a synchronous clocking pulse generator for synchronizing the transfer of the data packets from the first port of a first processor to the second port of a second processor. This allows for fast chip to chip source synchronization, where each chip has a sourcing clock generator.
The present invention, therefore, may be directed to a method, a system, and one or more parts thereof, for fast path processing from chip to chip within the switching mechanism.
REFERENCES:
patent: 6202108 (2001-03-01), Autechaud et al.
patent: 6275499 (2001-08-01), Wynn et al.
patent: 6466589 (2002-10-01), Chou
patent: 6633880 (2003-10-01), Modelski et al.
patent: 6665755 (2003-12-01), Modelski et al.
patent: 6684300 (2004-01-01), Modelski et al.
patent: 2001/0043614 (2001-11-01), Viswanadham et al.
patent: 2002/0083297 (2002-06-01), Modelski et al.
patent: 2002/0116442 (2002-08-01), Modelski et al.
patent: 2002/0116449 (2002-08-01), Modelski et al.
patent: 2002/0116587 (2002-08-01), Modelski et al.
patent: 2002/0120798 (2002-08-01), Modelski et al.
patent: 2002/0120828 (2002-08-01), Modelski et al.
Brown Benjamin J.
Modelski Richard P.
Roy John P.
Steubing McGuinness & Manaras LLP
Vincent David
LandOfFree
High speed access bus interface and protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed access bus interface and protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed access bus interface and protocol will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3303934