Oscillators – Automatic frequency stabilization using a phase or frequency... – Afc with logic elements
Reexamination Certificate
2006-11-13
2010-12-28
Chang, Joseph (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Afc with logic elements
C331S17700V
Reexamination Certificate
active
07859343
ABSTRACT:
A digitally controlled oscillator (DCO) includes a pulse generator for generating a pulse signal upon an edge of a trigger signal, and at least one delay circuit coupled to delay the pulse signal generated by the pulse generator. The pulse generator is coupled to receive one of the delayed pulse signal from the at least one delay circuit and an enable signal as the trigger signal. A digitally controlled varactor (DCV) includes a transistor having a gate, a source, a drain, and a substrate, wherein at least one of the gate, the source, the drain, and the substrate is coupled to receive one of two or more voltages, wherein at least one of the two or more voltages is not a power supply voltage or ground.
REFERENCES:
patent: 4272729 (1981-06-01), Riley, Jr.
patent: 4447673 (1984-05-01), Elliott et al.
patent: 4531102 (1985-07-01), Whitlock et al.
patent: 4712223 (1987-12-01), Nelson
patent: 4855683 (1989-08-01), Troudet et al.
patent: 5442324 (1995-08-01), Brauns
patent: 5473285 (1995-12-01), Nuckolls et al.
patent: 5517155 (1996-05-01), Yamauchi et al.
patent: 5974105 (1999-10-01), Wang et al.
patent: 6028488 (2000-02-01), Landman et al.
patent: 6094081 (2000-07-01), Yanagiuchi
patent: 6122124 (2000-09-01), Fasen et al.
patent: 6369738 (2002-04-01), Swanson
patent: 6414555 (2002-07-01), Staszewski et al.
patent: 6577202 (2003-06-01), Atallah et al.
patent: 6594330 (2003-07-01), Wilson
patent: 6606004 (2003-08-01), Staszewski et al.
patent: 6628739 (2003-09-01), Hayashi
patent: 6714084 (2004-03-01), Smith
patent: 6784755 (2004-08-01), Lin et al.
patent: 6791422 (2004-09-01), Staszewski et al.
patent: 6798296 (2004-09-01), Lin et al.
patent: 6823133 (2004-11-01), Adkins et al.
patent: 6970046 (2005-11-01), Da Dalt et al.
patent: 7109815 (2006-09-01), Groe et al.
patent: 1212521 (1999-03-01), None
patent: 1233110 (1999-10-01), None
patent: 1731681 (2006-02-01), None
patent: 10-163822 (1998-06-01), None
Watanabe et al., “An All-Digital PLL for Frequency Multiplication by 4 to 1022 With Seven-Cycle Lock Time,” IEEE Journal of Solid-State Circuits, pp. 198-204, vol. 38, No. 2, Feb. 2003.
Dunning et al., “.An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors,” IEEE Journal of Solid-State Circuits, pp. 412-422, vol. 30, No. 4, Apr. 1995.
Chen et al., “A Portable Digitally Controlled Oscillator Using Novel Varactors,” IEEE Transactions on Circuits and Systems-II: Express Briefs, pp. 233-237, vol. 52, No. 5, May 2005.
Maymandi-Nejad et al., “A Monotonic Digitally Controlled Delay Element,” IEEE Journal of Solid-State Circuits, pp. 2212-2219, vol. 40, No. 11, Nov. 2005.
Vaucher et al., “A Family of Low-Power Truly Modular Programmable Dividers in Standard 0.35-um CMOS Technology,” IEEE Journal of Solid-State Circuits, pp. 1039-1045, vol. 35, No. 7, Jul. 2000.
Chang et al., “A Wide-Range and Fast-Locking All-Digital Cycle-Controlled Delay-Locked Loop,” IEEE Journal of Solid-State Circuits, pp. 661-670, vol. 40, No. 3, Mar. 2005.
Chung et al., “An All-Digital Phase-Locked Loop for High-Speed Clock Generation,” IEEE Journal of Solid-State Circuits, pp. 347-351, vol. 38, No. 2 Feb. 2003.
Olsson et al., “A Digitally Controlled PLL for SoC Applications,” IEEE Journal of Solid-State Circuits, pp. 751-760, vol. 39, No. 5, May 2004.
Chen et al., “An All-Digital PLL With Cascaded Dynamic Phase Average Loop for Wide Multiplication Range Applications,” pp. 4875-4878, IEEE, 2005.
Cheng et al., “A Novel All Digital Phase Locked Loop (ADPLL) With Ultra Fast Locked Time and High Oscillation Frequency,” pp. 139-143, IEEE, 2001.
Chu Yuan-Hua
Huang Hong-Yi
Liu Jen-Chieh
Chang Joseph
Finnegan Henderson Farabow Garrett & Dunner LLP
Industrial Technology Research Institute
LandOfFree
High-resolution varactors, single-edge triggered digitally... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-resolution varactors, single-edge triggered digitally..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-resolution varactors, single-edge triggered digitally... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4201865