Static information storage and retrieval – Floating gate – Multiple values
Patent
1998-04-01
2000-03-14
Nelms, David
Static information storage and retrieval
Floating gate
Multiple values
36518521, 365236, G11C 1134
Patent
active
060381663
ABSTRACT:
A non-volatile, multi-bit-per-cell memory has a read circuit that includes a counter, a row line driver, and a sense circuit. During a read, the driver changes a read signal applied to the control gate of a selected memory cell being read. The counter simultaneously counts cycles of a clock signal. When the sense circuit sense a change in conductivity of the selected memory cell, the count in the counter indicates a multi-bit digital value corresponding to the threshold voltage of the selected memory cell and can be used to generate an output data signal. In one embodiment, the driver includes a digital-to-analog converter that generates the read signal. The converter is coupled to the counter so that a count from the counter controls the voltage of a read signal from the converter. The sense circuit can stop or disable the counter upon sensing a change in conductivity in a selected memory. The count is then output as a multi-bit digital value read from the selected memory cell. In another embodiment, multiple latches are coupled to the counter, and each latch corresponds to one of multiple memory cells that a read operation reads in parallel. As the counter counts, the sense circuit triggers each latch upon sensing a change in conductivity in the corresponding memory cell. The combined outputs from different latches provide multi-bit digital data read from the memory. In still another embodiment, a shift register is coupled to shift and store counts from the counter. An old count that is selected from the shift register to compensate for sensing delay can be used as output data. In yet another embodiment, a control circuit controls a step size and a counting direction for a counter as required in a search for the count corresponding to the threshold voltage of a memory cell.
REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5095344 (1992-03-01), Harari
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5218569 (1993-06-01), Banks
patent: 5293560 (1994-03-01), Harari
patent: 5337275 (1994-08-01), Garner
patent: 5394362 (1995-02-01), Banks
patent: 5434825 (1995-07-01), Harari
patent: 5508958 (1996-04-01), Fazio et al.
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5541886 (1996-07-01), Hasbun
patent: 5563828 (1996-10-01), Hasbun et al.
patent: 5566111 (1996-10-01), Choi
patent: 5583812 (1996-12-01), Harari
patent: 5594691 (1997-01-01), Bashir
patent: 5638320 (1997-06-01), Wong et al.
patent: 5640350 (1997-06-01), Iga
patent: 5642312 (1997-06-01), Harari
patent: 5671388 (1997-09-01), Hasbun
patent: 5721701 (1998-02-01), Ikebe et al.
patent: 5748533 (1998-05-01), Dunlap et al.
patent: 5748546 (1998-05-01), Bauer et al.
patent: 5751632 (1998-05-01), Choi et al.
patent: 5768184 (1998-06-01), Hayashi et al.
patent: 5768187 (1998-06-01), Uchino et al.
patent: 5801991 (1998-09-01), Keeney et al.
patent: 5818757 (1998-10-01), So et al.
patent: 5828616 (1998-10-01), Bauer et al.
patent: 5831900 (1998-11-01), Miyamoto
Auduong Gene N.
Invox Technology
Millers David T.
Nelms David
LandOfFree
High resolution multi-bit-per-cell memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High resolution multi-bit-per-cell memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High resolution multi-bit-per-cell memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-175724