Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2003-06-06
2004-02-03
Wamsley, Patrick (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S156000
Reexamination Certificate
active
06686865
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to switched capacitor converters and, more particularly, to a high resolution, high speed, low power switched capacitor digital to analog converter (DAC).
2. Description of the Related Art
A switched capacitor analog to digital converter (ADC) operated according to the known SAR (Successive Approximation Register) technique comprises a plurality of weighted capacitors with associated switches and a local DAC. The capacitors are charged by a voltage sample of an analog signal to be converted. The voltage sample is compared with an analog signal generated by the local DAC. Typically, the same weighted capacitors are used both for the ADC and for the local DAC. If the comparison does not result in a coincidence, the local analog signal is changed to reduce the difference between the compared quantities. The comparison is repeated until the local analog signal is equal, within the limits of the converter accuracy, to the sampled analog signal. In this equality condition, the digital value of the local DAC is the digital output of the ADC corresponding to the input voltage sample.
Designing switched capacitor converters having high speed and high resolution in an integrated circuit requires facing problems of silicon area and accuracy. A SAR type switched capacitor converter comprises at least one array of binary weighted capacitors, with each capacitor being associated with a bit of the input code. A 10 bit DAC would require 1024 capacitors having a capacitance distribution according to the power of 2. Since the area of the smallest capacitor cannot be lower than a minimum area determined by the accuracy and linearity conditions set for the converter, each capacitor array would require an unacceptably large amount of silicon area.
To overcome this limitation, it is known to design converters comprising capacitor arrays split into two or more segments, with each segment comprising an array of independently weighted capacitors. In the case of two segments, the first segment is associated with the least significant bits (LSBs) of the digital input code and a second segment is associated with the most significant bits (MSBs) of the digital input code.
Various approaches are known for implementing DACs with segmented weighted capacitor arrays, as shown for example in
FIGS. 1
,
2
and
3
.
FIG. 1
shows a DAC weighted capacitor array having a first segment, indicated as the “upper array”, formed of five capacitors with binary coded weights, i.e. with capacitances varying according to a factor
2
i
, where i varies from 0 to 4. The capacitors are indicated by their capacitances C,
2
C,
4
C,
8
C and
16
C, where C is preferably a predetermined unit capacitance. An electrode of each of the five capacitors is connected to a common node NSU and another electrode is connected, through a corresponding two-way switch of a group SWU of five switches, to a first or to a second reference voltage terminal V
REFP
, V
REFM
. The common node NSU is connected to a circuit
5
which detects and processes the analog signal output from the DAC. The switches SWU are set in one or the other position according to the values of the five most significant bits of a digital 8 bits input code A
0-7
. A second segment, indicated as “lower array” is a resistive voltage divider formed of eight equal resistors R
0
-R
7
connected in series between the terminals V
REFP
, V
REFM
of a voltage reference generator (not shown). The seven divider taps and the terminal V
REFM
can be connected to a common node NSL through an eight-way switch SWL controlled by three bits of the digital input code A
0-7
. The common node NSL is connected to the common node NSU of the upper array through a coupling capacitor C
s
.
As is known to any person skilled in the art the switches SWU and SWL are preferably implemented as electronic switching arrangements comprising MOS transistors and/or pass-gates.
The DAC of
FIG. 1
can be operated at a high speed and at a satisfactory accuracy, but has a high power consumption because the divider is permanently connected to the reference voltage generator. Furthermore, the reference voltage generator must be specifically designed to drive resistive loads and not only capacitive loads and therefore is per se a power consuming component.
Another known two-segment DAC, as shown in
FIG. 2
, is formed of an upper array identical to the upper array of
FIG. 1 and a
lower array which is formed as a weighted capacitor array similar to the upper array. In the example shown the lower array comprises three capacitors CL
0
, CL
1
, CL
2
, with binary coded weights having capacitances ranging from capacitance C associated with the least significant bit to
4
C of the most significant bit. An electrode of each of the three capacitors is connected to a common node NSL and another electrode is connected selectively, through a corresponding two-way switch of a group SWL of three switches SWL
0
, SWL
1
, SWL
2
, either to the first or to the second reference voltage terminal V
REFP
, V
REFM.
The upper array comprises five capacitors CU
3
, CU
4
, CU
5
, CU
6
, CU
7
with binary coded weights having capacitances ranging from capacitance C associated with the least significant bit of the upper array to
16
C of the most significant bit. An electrode of each of the five capacitors is connected to a common node NSU and another electrode is connected selectively, through a corresponding two-way switch of a group SWU of five switches SWU
3
, SWU
4
, SWU
5
, SWU
6
, SWU
7
, alternatively to the first second reference voltage terminals V
REFP
, V
REFM.
A correction capacitor C
c
having a capacitance equal to the least significant bit capacitance C is connected between node NSL and a reference voltage terminal, in this example ground. The correction capacitor is used, as known, to obtain that the sum of the capacitances in the array is exactly twice the capacitance of the capacitor associated with the most significant bit of the array. The two segments are coupled to one another through a coupling capacitor C
s
having a capacitance selected as explained further below. The switches of the upper and lower array are controlled by an eight bit digital input code received from lines A
0-7
.
In the operation the contributions of the switched capacitors CL
0
, CL
1
, CL
2
to the voltage at the common node NSL are scaled by the series coupling capacitor C
s
and transferred to the common node NSU of the upper array.
This approach has the advantage of a low power consumption and does not require a specific voltage reference generator since all the loads are capacitive loads, however it is critical in the design because the conversion linearity is determined by the accuracy of the capacitance of the coupling capacitor C
s
. It is known that this capacitance must be so selected that the capacitance resulting from the series connection of the coupling capacitor and the capacitance of the parallel connection of the capacitors of the lower array is equal to the capacitance of the smallest capacitor of the upper array. In the example shown C
s
=8/7C=1.142857C, where C is the unit capacitance, or the capacitance of the smallest capacitor of the array. It is difficult to manufacture the coupling capacitor C
s
with the necessary accuracy in many practical cases, in particular when the number of bits to be encoded in the lower array is high. This is a severe limitation for the use of this approach in high resolution converters. In this connection it should be noted that a complex capacitor array in an integrated circuit can be implemented efficiently by the use of a capacitor modular unit, i.e. a capacitor having a predetermined unit capacitance. According to this technique, each capacitor is made up of an integer number of modular units. This approach makes it possible to obtain maximum accuracy and matching. However, the coupling capacitor C
s
in general cannot be formed by an integer number of modular units and therefore cannot b
Confalonieri Pierangelo
Nagari Angelo
Zamprogno Marco
de Guzman Dennis M.
Jorgenson Lisa K.
STMicroeletronics S.r.l.
Wamsley Patrick
LandOfFree
High resolution, high speed, low power switched capacitor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High resolution, high speed, low power switched capacitor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High resolution, high speed, low power switched capacitor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3327403