Pulse or digital communications – Repeaters – Testing
Patent
1987-11-25
1989-07-11
Safourek, Benedict V.
Pulse or digital communications
Repeaters
Testing
328155, 375110, 375120, H03D 322
Patent
active
048478709
ABSTRACT:
A high resolution digital phase-lock loop circuit is described, which is implemented with an input clock reference frequency which is approximately the same as the output frequency of the phase-lock loop. The output is derived from delaying the input clock a variable number of gate delays ranging from no delay to one period of the input clock. A shift register controls the number of gate delays and a 360 degree phase detector initializes the shift register when the output is delayed by one period of the input clock to provide no delay. Gate delay variations due to integrated circuit process, voltage and temperature are compensated for to provide a relatively constant clock phase correction.
REFERENCES:
patent: 3238459 (1966-03-01), Landee
patent: 3585298 (1971-06-01), Liberman
patent: 3646452 (1972-02-01), Horowitz et al.
patent: 3697689 (1972-10-01), Gibson
patent: 3777272 (1973-12-01), Fletcher et al.
patent: 3819853 (1974-06-01), Stein
patent: 4288874 (1981-09-01), Yamada
patent: 4385396 (1983-05-01), Norton
patent: 4400817 (1983-08-01), Sumner
patent: 4617679 (1986-10-01), Brooks
patent: 4680780 (1987-07-01), Aqoston et al.
Publication from IEEE Transactions, entitled "Timing Recovery in Digital Subscriber Loops"; vol., Com-33, No. 6, Jun. 1985; pp. 558-569.
Publication from IEEE Transactions, entitled "Timing Jitter Effects on Digital Subscriber Loop Echo Cancellers: Part I"; vol. Com-33, No. 8, Aug. 1985; pp. 826-832.
Publication from IEEE Transactions, entitled "Timing Jitter Effects on Digital Subscriber Loop Echo Cancellers: Part II"; vol. Com-33, No. 8, Aug. 1985; pp. 833-838
Publication from IEEE Journal on Selected Areas, entitled "Timing Recovery in Digital Subscriber Loops Using Baud-Rate Sampling"; vol. Sac-4, No. 8, Nov. 1986; pp. 1302-1311.
Publication from IEEE Transactions, entitled "Asynchronous and Timing Jitter Insensitive Data Echo Cancellation"; vol. Com-34, No. 12, Dec. 1986; pp. 1209-1217.
Publication from NEC; No. PD9306/A; pp. 2-4, Oct. 1987.
Morris Jeffrey P.
Safourek Benedict V.
Siemens Transmission Systems, Inc.
LandOfFree
High resolution digital phase-lock loop circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High resolution digital phase-lock loop circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High resolution digital phase-lock loop circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-443017