High reliability triple redundant latch with voting logic on...

Semiconductor device manufacturing: process – Making device array and selectively interconnecting – With electrical circuit layout

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S199000

Reexamination Certificate

active

11074526

ABSTRACT:
In a preferred embodiment, the invention provides a circuit and method for a high reliability triple redundant latch. Three settable memory elements set an identical logical value into each settable memory element. After the settable memory elements are set, three voting structures with inputs from the first, second, and third settable memory elements and control to the settable memory elements determine the logical values held on the settable memory elements. The propagation delay through a latch is the only propagation delay of the triple redundant latch.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

High reliability triple redundant latch with voting logic on... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High reliability triple redundant latch with voting logic on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High reliability triple redundant latch with voting logic on... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3891329

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.