High quality, low memory bandwidth motion estimation processor

Details High quality, low memory bandwidth motion estimation processor High quality, low memory bandwidth motion estimation processor

2003-11-17

2008-11-18

Dastouri, Mehrdad (Department: 2621)

Pulse or digital communications

Bandwidth reduction or expansion

Television or motion video signal

C375S240160

Reexamination Certificate

active

07453940

ABSTRACT:
An apparatus for motion estimation generally including a memory and a circuit. The circuit may be configured to (i) search for a first motion vector for a first current block among a plurality of first reference samples, (ii) copy a plurality of second reference samples from the memory and (iii) search for a second motion vector for a second current block among the second reference samples copied from the memory and at least a portion of the first reference samples.

REFERENCES:
patent: 5155593 (1992-10-01), Yonemitsu et al.
patent: 5608656 (1997-03-01), Purcell et al.
patent: 5657087 (1997-08-01), Jeong et al.
patent: 5706059 (1998-01-01), Ran et al.
patent: 5731840 (1998-03-01), Kikuchi et al.
patent: 6108039 (2000-08-01), Linzer et al.
patent: 6108040 (2000-08-01), Moteki et al.
patent: 6215822 (2001-04-01), Bose et al.
patent: 6272179 (2001-08-01), Kadono
patent: 6359929 (2002-03-01), Boon
patent: 6380986 (2002-04-01), Minami et al.
patent: 6445645 (2002-09-01), Arcoleo et al.
patent: 6456660 (2002-09-01), Yokoyama
patent: 6473460 (2002-10-01), Topper
patent: 6563874 (2003-05-01), Lu
patent: 6765965 (2004-07-01), Hanami et al.
patent: 6985527 (2006-01-01), Gunter et al.
patent: 7106800 (2006-09-01), Yoneyama
patent: 2001/0014124 (2001-08-01), Nishikawa
patent: 2002/0176500 (2002-11-01), Bakhmutsky et al.
patent: 2003/0063673 (2003-04-01), Riemens et al.
patent: 961499 (1999-12-01), None
patent: 1143712 (2001-10-01), None
patent: 2000308064 (2000-11-01), None
Sheu-Chich Cheng et al., “A Comparison of Block-Matching Algorithms Mapped to Systolic-Array Implementation”, IEEE Transactions on Circuits and Systems for Video Technology, vol. 7, No. 5, Oct. 1997, pp. 741-757.
Eiji Ogura et al., “A 1.2-W Single-Chip MPEG2 MP@ML Video Encoder LSI Including Wide Search Range (H:±288, V:±96) Motion Estimation and 81-MPOS Controller”, IEEE Journal of Solid-State Circuits, vol. 33, No. 11, Nov. 1998, pp. 1765-1771.

Affiliated with

Also associated with

Rating

High quality, low memory bandwidth motion estimation processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High quality, low memory bandwidth motion estimation processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High quality, low memory bandwidth motion estimation processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4037507