High precision phase comparator and phase locked loop

Details High precision phase comparator and phase locked loop High precision phase comparator and phase locked loop

1992-12-22

1994-04-12

Callahan, Timothy P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

328155, 307262, 307511, 331 1A, 331 25, H03D 1300, H03K 906

Patent

active

053029089

ABSTRACT:
A modulus counter counts first clock pulses to modulus M and outputs the count value as an m-bit reference signal, M being an integer. A latch circuit samples and holds the reference signal in response to a trigger signal generated by a trigger signal generator in synchronism with an input signal. A high-speed counter is supplied with second clock pulses of a frequency higher than that of the first clock pulses and starts counting the second clock pulses in response to the trigger signal and stops the counting in response to a first one of the first clock pulses immediately thereafter. A data processor converts the n-bit count value of the high-speed counter to n-bit data corresponding to a phase fraction of a phase quantization step in the latch, combines the n-bit data as low-order bits with m-bit data from the latch and outputs the combined data as phase difference data.

REFERENCES:
patent: 4178631 (1979-12-01), Nelson, Jr.

Affiliated with

Also associated with

Rating

High precision phase comparator and phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High precision phase comparator and phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High precision phase comparator and phase locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2101460