High precision computing with charge domain devices and a pseudo

Details High precision computing with charge domain devices and a pseudo High precision computing with charge domain devices and a pseudo

1995-09-27

1997-10-21

Downs, Robert W.

G06F 1500

Patent

active

056805152

ABSTRACT:
The present invention enhances the bit resolution of a CCD/CID MVM processor by storing each bit of each matrix element as a separate CCD charge packet. The bits of each input vector are separately multiplied by each bit of each matrix element in massive parallelism and the resulting products are combined appropriately to synthesize the correct product. In another aspect of the invention, such arrays are employed in a pseudo-spectral method of the invention, in which partial differential equations are solved by expressing each derivative analytically as matrices, and the state function is updated at each computation cycle by multiplying it by the matrices. The matrices are treated as synaptic arrays of a neural network and the state function vector elements are treated as neurons. In a further aspect of the invention, moving target detection is performed by driving the soliton equation with a vector of detector outputs. The neural architecture consists of two synaptic arrays corresponding to the two differential terms of the soliton-equation and an adder connected to the output thereof and to the output of the detector array to drive the soliton equation.

REFERENCES:
patent: 4464726 (1984-08-01), Chiang
patent: 4607344 (1986-08-01), Athale et al.
patent: 4893255 (1990-01-01), Tomlinson, Jr.
patent: 5008833 (1991-04-01), Agranat et al.
patent: 5054040 (1991-10-01), Yariv et al.
patent: 5089983 (1992-02-01), Chiang
patent: 5111436 (1992-05-01), Subotic et al.
patent: 5153923 (1992-10-01), Matsuba et al.
patent: 5220642 (1993-06-01), Takahashi et al.
patent: 5258934 (1993-11-01), Agranat et al.
patent: 5274832 (1993-12-01), Khan
patent: 5283855 (1994-02-01), Motomura et al.
patent: 5428710 (1995-06-01), Toomarian et al.
patent: 5475794 (1995-12-01), Mashiko
Barhen et al., New directions in massively parallel neurocomputing, Fifth international conference. Neural networks and their applications, pp. 543-554. Nov. 6, 1992.
Sage et al., MNOS/CCD circuits for neural network implementations, IEEE international symposium on circuits and systems, pp. 1207-1209 May 11, 1989.
Schwartz et al., A programmable analog neural network chip, IEEE journal of solid-state circuits, vol. 24, issue 2, pp. 313-319 Apr. 1989.
Coolen et al., Evolution equations for neural networks with arbitrary spatial structure, First IEEE International conference on artificial neural networks, pp. 238-241 Oct. 16, 1989.

Affiliated with

Also associated with

Rating

High precision computing with charge domain devices and a pseudo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High precision computing with charge domain devices and a pseudo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High precision computing with charge domain devices and a pseudo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1013720