High-performance ultra-low power VLSI analog processor for data

Details High-performance ultra-low power VLSI analog processor for data High-performance ultra-low power VLSI analog processor for data

1994-02-14

1996-04-09

Mai, Tan V.

Boots, shoes, and leggings

G06G 700

Patent

active

055068014

ABSTRACT:
An apparatus for data compression employing a parallel analog processor. The apparatus includes an array of processor cells with N columns and M rows wherein the processor cells have an input device, memory device, and processor device. The input device is used for inputting a series of input vectors. Each input vector is simultaneously input into each column of the array of processor cells in a pre-determined sequential order. An input vector is made up of M components, ones of which are input into ones of M processor cells making up a column of the array. The memory device is used for providing ones of M components of a codebook vector to ones of the processor cells making up a column of the array. A different codebook vector is provided to each of the N columns of the array. The processor device is used for simultaneously comparing the components of each input vector to corresponding components of each codebook vector, and for outputting a signal representative of the closeness between the compared vector components. A combination device is used to combine the signal output from each processor cell in each column of the array and to output a combined signal. A closeness determination device is then used for determining which codebook vector is closest to an input vector from the combined signals, and for outputting a codebook vector index indicating which of the N codebook vectors was the closest to each input vector input into the array.

REFERENCES:
patent: 5115492 (1992-05-01), Engeler
patent: 5140531 (1992-08-01), Engeler
patent: 5220642 (1993-06-01), Takahashi et al.
patent: 5353383 (1994-10-01), Uchimura et al.
J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, "Winner-Take-All Networks of O(N) complexity," Caltech Computer Science publication CS-TR-88-21, 1988.
R. M. Gray, "Vector Quantization", IEEE ASSP Magazine, April 1984. pp. 4-29.
Y. Linde, A. Buzo, and R. M. Gray, "An Algorithm for Vector Quantizer Design", IEEE Trans. on Commun., vol. COM-28, No. 1 Jan. 1980. pp. 84-95.
T. Delbruck, "Bump' Circuits for Computing Similarity and Dis-similarity of Analog Voltages," Proceedings of the International Neural Network Society, Seattle, Washington, 1991.
W. H. Equitz, "A New Vector Quantization Clustering Algorithm", IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. ASSP-37, pp. 1568-1575, 1989.
C. Mead, "Analog VLSI and Neural Systems," Addison Wesley, Reading, Massachusetts, 1989, Chapter 6.

Affiliated with

Also associated with

Rating

High-performance ultra-low power VLSI analog processor for data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-performance ultra-low power VLSI analog processor for data , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance ultra-low power VLSI analog processor for data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-143771