Patent
1996-02-09
1998-05-12
Kim, Kenneth S.
395376, 395386, 395387, 395391, 395394, 395411, G06F 938
Patent
active
057519811
ABSTRACT:
A superscalar microprocessor is provided which includes a integer functional unit and a floating point functional unit that share a high performance main data processing bus. The integer unit and the floating point unit also share a common reorder buffer, register file, branch prediction unit and load/store unit which all reside on the same main data processing bus. Instruction and data caches are coupled to a main memory via an internal address data bus which handles communications therebetween. An instruction decoder is coupled to the instruction cache and is capable of decoding multiple instructions per microprocessor cycle. Instructions are dispatched from the decoder in speculative order, issued out-of-order and completed out-of-order. Instructions are retired from the reorder buffer to the register file in-order. The functional units of the microprocessor desirably accommodate operands exhibiting multiple data widths. High performance and efficient use of the microprocessor die size are achieved by the sharing architecture of the disclosed superscalar microprocessor.
REFERENCES:
patent: 5155817 (1992-10-01), Kishigami et al.
patent: 5337415 (1994-08-01), DeLano et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5465373 (1995-11-01), Kahle et al.
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5488710 (1996-01-01), Sato et al.
Mike Johnson, "Superscalar Microprocessor Design", (Prentice-Hall series in innovative technology), .COPYRGT.1991. (Copy of book has been place in USPTO Library).
R.M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple arithmetic Units", Part 2 Regions of Computer Space, Section 3 Concurrency: Single-Processor System, IBM Journal, vol. 11, Jan. 1967, pp. 250-32, 293-305.
U.S. Patent Application Serial No. 08/145,902 filed Oct. 29m 1993 entitled "Speculative Instruction Queue and Method Therefor Particularly Suitable for Variable Byte-Length Instructions"--David B. Witt, Attorney Docket No. M-2279 US.
U.S. Patent Application Serial No. 08/145,905 filed Oct. 29, 1893 entitled "Pre-Decoded Instruction Cache and Method Therefor Particularly Suitable for Variable Byte-Length Instructions"--David B. Witt and Michael D. Goddard, Attorney Docket M-2278 US.
U.S. Patent Application Serial No. 08/146,383 filed Oct. 29, 1993 entitled "Superscalar Instruction Decoder"--David B. Witt and Michael D. Goddard, Attorney Docket No. 2280 US.
D.W. Anderson, F.J. Sparacio, F.M. Tomasulo, "The IBM System/360 Model 91", Machine Philosophy and Instruction-handling, Chapter 18, Part 2 Regions of Computer Space, Section 3 Concurrency: Single-Processor System, IBM Journal, vol. 11, Jan. 1967, pp. 276-292.
U.S. Patent Application Serial No. 07/929,770 filed Apr. 12, 1992 entitled "Instruction Decoder and Superscalar Processor Utilizing Same"--David B. Witt and William M. Johnson.
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, pp. 1,6-11.
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, pp. 23-26.
Gurindar S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiply Functional Unit, Pipelined Computers", IEEE Transaction on Computers, vol. 39, No. 3, .COPYRGT.1990, pp. 349-359.
Bruce D. Lightner and Gene Hill, "The Metalflow Lightning Chipset", IEEE Proceedings CompCom Spring '91, Feb. 1991, pp. 13-18.
IBM Technical Disclosure Bulletin, "High Speed Buffer with Dual Directories", vol. 26, No. 12, May 1984, pp. 6264-6265.
IBM Technical Disclosure Bulletin, "System/370 Emulator Assist Processor for a Reduced Instruction Set Computer", vol. 30, No. 10, Mar. 1988, pp. 308-309.
Shreekant S. Thakkar and William E. Hostmann, "An Instruction Pitch Unit for a Graph Reduction Machine", IEEE, 1986, pp. 82-91.
Toyohiko Yoshida, et al., "The Approach to Multiple Instruction Execution in the GMICRO/400 Processor", .COPYRGT.1991, pp. 185-195.
Val Popescu, "The Metaflow Architecture", IEEE Micro, Jun. 1991, pp. 10-13 and 63-73.
IBM Technical Disclosure Bulletin, "Variable-Performance Processors", vol. 17, No. 12, May 1975, pp. 3708-3710.
Tom R. Halfhill, "AMD K6 Takes on Intel P6", Byte magazine, Jan. 1996, pp. 67-68, 70, and 72.
Johnson William M.
Witt David B.
Advanced Micro Devices , Inc.
Kim Kenneth S.
Koestner Ken J.
LandOfFree
High performance superscalar microprocessor including a speculat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance superscalar microprocessor including a speculat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance superscalar microprocessor including a speculat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-993412