High-performance superscalar-based computer system with out-of-o

Details High-performance superscalar-based computer system with out-of-o High-performance superscalar-based computer system with out-of-o

1996-09-23

1998-11-03

Donaghue, Larry D.

395394, G06F 1300

Patent

active

058322922

ABSTRACT:
The high-performance, RISC core based microprocessor architecture includes an instruction fetch unit for fetching instruction sets from an instruction store and an execution unit that implements the concurrent execution of a plurality of instructions through a parallel array of functional units. The fetch unit generally maintains a predetermined number of instructions in an instruction buffer. The execution unit includes an instruction selection unit, coupled to the instruction buffer, for selecting instructions for execution, and a plurality of functional units for performing instruction specified functional operations. A unified instruction scheduler, within the instruction selection unit, initiates the processing of instructions through the functional units when instructions are determined to be available for execution and for which at least one of the functional units implementing a necessary computational function is available. Unified scheduling is performed across multiple execution data paths, where each execution data path, and corresponding functional units, is generally optimized for the type of computational function that is to be performed on the data: integer, floating point, and boolean. The number, type and computational specifics of the functional units provided in each data path, and as between data paths, are mutually independent.

REFERENCES:
patent: H1291 (1994-02-01), Hinton et al.
patent: 3346851 (1967-10-01), Thornton et al.
patent: 3771138 (1973-11-01), Celtruda et al.
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4296470 (1981-10-01), Fairchild et al.
patent: 4410939 (1983-10-01), Kawakami
patent: 4434641 (1984-03-01), Puhl
patent: 4459657 (1984-07-01), Murao
patent: 4752873 (1988-06-01), Shonai et al.
patent: 4807115 (1989-02-01), Torng
patent: 4811708 (1989-03-01), Myers et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5185872 (1993-02-01), Arnold et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5574941 (1996-11-01), Horst
patent: 5640588 (1997-06-01), Vegesna et al.
Hwa et al.; Design Choices for the HPSm Microprocessor Chip, 1987.
Uvieshara; An Experimental Single-Chip Data Flow CPU, 1990.
Patt et al. HPS, A New Microachitecture Rationale & Introduction, 1985.
An On Chip Smart Memory for DataFlow CPU; Uvieghara et al, 1990.
Popescu et al., The Metaflow Architecture, Metaflow Technologies, Inc., Jun. 1991.
R. Weiss, "Third-Generation RISC Processors," On Special Report, Mar. 30, 1992, pp. 96-108.
Johnson, Superscaler Microprocessor Design, Prentice-Hall, Inc., 1991, (in its entirety).
Interater et al., "A Superscaler Microprocessor," IEEE, Mar. 1991.
J. Hennessy et al., Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc., 1990, (in its entirety).
C. Melear, "The Design of the 88000 RISC Family," IEEE Micro, vol. 9, No. 2, Apr. 1989, pp. 26-38.
Patent Abstracts of Japan, vol. 010, No. 089, Apr. 1986, and JP,A,60 225 943 (Hitachi Seisakusho K K) Nov. 11, 1985.
Oehler et al., "IBM RISC System/6000: Architecture and Performance," IEEE, Jun. 1991.
J.E. Smith et al., "Implementing Precise Interrupts in Pipelined Processors," IEEE Transactions on Computers, vol. 37, No. 5, May 1988, pp. 562-573.
Jelemensky, "New Microcomputer Features Advanced Hardware Real-Time Control Applications," Electro Conference Record, vol. 14, Apr. 11, 1989, pp. 511-519.
Andrews, "Distinctions Blu Between DSP Solutions," Computer Design, vol. 28, No. 9, May 1, 1989, pp. 86-99.
R. Goss, "Motorola's 88000 Integration, Performance and Application," IEEE, 1989.
R.P. Colwell et al., A VLIW Architecture for a Trace Scheduling Compiler, Multiflow Computer, Bandford Ct.
"Overlap of Store Multiple Operation with Succeeding Operations Through Second Set of General Purpose Register," IBM Technical Disclosure Bulletin, vol. 28, No. 6, Nov. 1985.
Bakogly et al., "Second-Generation RISC Machine Organization," IEEE, 1990.
Molnar et al., "Floating Point Processor," IEEE, 1989.
Adams et al., "Utilising Low Level Parallelism in General Purpose Code: The Harp Project," Microprocessing and Microprogramming, vol. 29, 1990, pp. 137-149.
Fairchild Semiconductor Corporation, CLIPPER.TM. 32-Bit Microprocessor User's Manual, Prentice-Hall 1987, chapter 1 and section 3.5.

Affiliated with

Also associated with

Rating

High-performance superscalar-based computer system with out-of-o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-performance superscalar-based computer system with out-of-o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-performance superscalar-based computer system with out-of-o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-702296